2 * Memory and machine-specific definitions. Used in C and assembler.
8 #define BI2BY 8 /* bits per byte */
9 #define BI2WD 32 /* bits per word */
10 #define BY2WD 4 /* bytes per word */
11 #define BY2V 8 /* bytes per double word */
12 #define BY2PG 4096 /* bytes per page */
13 #define WD2PG (BY2PG/BY2WD) /* words per page */
14 #define PGSHIFT 12 /* log(BY2PG) */
15 #define ROUND(s, sz) (((s)+(sz-1))&~(sz-1))
16 #define PGROUND(s) ROUND(s, BY2PG)
19 #define MAXMACH 1 /* max # cpus system can run */
24 #define HZ (20) /* clock frequency */
25 #define MS2HZ (1000/HZ) /* millisec per clock tick */
26 #define TK2SEC(t) ((t)/HZ) /* ticks to seconds */
27 #define TK2MS(t) ((((ulong)(t))*1000)/HZ) /* ticks to milliseconds */
28 #define MS2TK(t) ((((ulong)(t))*HZ)/1000) /* milliseconds to ticks */
33 * We direct map all discovered DRAM and the area twixt 0xe0000000 and
34 * 0xe8000000 used to provide zeros for cache flushing.
36 * Flash is mapped to 0xb0000000 and special registers are mapped
37 * on demand to areas starting at 0xa0000000.
39 * The direct mapping is convenient but not necessary. It means
40 * that we don't have to turn on the MMU till well into the
41 * kernel. This can be changed by providing a mapping in l.s
42 * before calling main.
44 #define UZERO 0 /* base of user address space */
45 #define UTZERO (UZERO+BY2PG) /* first address in user text */
46 #define KZERO 0xC0000000 /* base of kernel address space */
47 #define KTZERO 0xC0008000 /* first address in kernel text */
48 #define EMEMZERO 0x90000000 /* 256 meg for add on memory */
49 #define EMEMTOP 0xA0000000 /* ... */
50 #define REGZERO 0xA0000000 /* 128 meg for mapspecial regs */
51 #define REGTOP 0xA8000000 /* ... */
52 #define FLASHZERO 0xB0000000 /* 128 meg for flash */
53 #define FLASHTOP 0xB8000000 /* ... */
54 #define DRAMZERO 0xC0000000 /* 128 meg for dram */
55 #define DRAMTOP 0xC8000000 /* ... */
56 #define UCDRAMZERO 0xC8000000 /* 128 meg for dram (uncached/unbuffered) */
57 #define UCDRAMTOP 0xD0000000 /* ... */
58 #define NULLZERO 0xE0000000 /* 128 meg for cache flush zeroes */
59 #define NULLTOP 0xE8000000 /* ... */
60 #define USTKTOP 0x2000000 /* byte just beyond user stack */
61 #define USTKSIZE (8*1024*1024) /* size of user stack */
62 #define TSTKTOP (USTKTOP-USTKSIZE) /* end of new stack in sysexec */
64 #define MACHADDR (KZERO+0x00001000)
65 #define EVECTORS 0xFFFF0000 /* virt base of exception vectors */
67 #define KSTACK (16*1024) /* Size of kernel stack */
72 #define Flash_bootldr (FLASHZERO+0x0) /* boot loader */
73 #define Flash_kernel (FLASHZERO+0x10000) /* boot kernel */
74 #define Flash_tar (FLASHZERO+0x100000) /* tar file containing fs.sac */
79 #define PTEMAPMEM (1024*1024)
80 #define PTEPERTAB (PTEMAPMEM/BY2PG)
81 #define SEGMAPSIZE 1984
82 #define SSEGMAPSIZE 16
83 #define PPN(x) ((x)&~(BY2PG-1))
90 * memory physical addresses
92 #define PHYSFLASH0 0x00000000
93 #define PHYSDRAM0 0xC0000000
94 #define PHYSNULL0 0xE0000000
97 * peripheral control module physical addresses
99 #define USBREGS 0x80000000 /* serial port 0 - USB */
100 #define UART1REGS 0x80010000 /* serial port 1 - UART */
101 #define GPCLKREGS 0x80020060 /* serial port 1 - general purpose clock */
102 #define UART2REGS 0x80030000 /* serial port 2 - low speed IR */
103 #define HSSPREGS 0x80040060 /* serial port 2 - high speed IR */
104 #define UART3REGS 0x80050000 /* serial port 3 - RS232 UART */
105 #define MCPREGS 0x80060000 /* serial port 4 - multimedia comm port */
106 #define SSPREGS 0x80070060 /* serial port 4 - synchronous serial port */
107 #define OSTIMERREGS 0x90000000 /* operating system timer registers */
108 #define POWERREGS 0x90020000 /* power management */
109 #define GPIOREGS 0x90040000 /* 28 general purpose IO pins */
110 #define INTRREGS 0x90050000 /* interrupt registers */
111 #define PPCREGS 0x90060000 /* peripheral pin controller */
112 #define MEMCONFREGS 0xA0000000 /* memory configuration */
113 #define LCDREGS 0xB0100000 /* display */
118 #define PHYSPCM0REGS 0x20000000
119 #define PYHSPCM0ATTR 0x28000000
120 #define PYHSPCM0MEM 0x2C000000
121 #define PHYSPCM1REGS 0x30000000
122 #define PYHSPCM1ATTR 0x38000000
123 #define PYHSPCM1MEM 0x3C000000
126 * Program Status Registers
128 #define PsrMusr 0x00000010 /* mode */
129 #define PsrMfiq 0x00000011
130 #define PsrMirq 0x00000012
131 #define PsrMsvc 0x00000013
132 #define PsrMabt 0x00000017
133 #define PsrMund 0x0000001B
134 #define PsrMask 0x0000001F
136 #define PsrDfiq 0x00000040 /* disable FIQ interrupts */
137 #define PsrDirq 0x00000080 /* disable IRQ interrupts */
139 #define PsrV 0x10000000 /* overflow */
140 #define PsrC 0x20000000 /* carry/borrow/extend */
141 #define PsrZ 0x40000000 /* zero */
142 #define PsrN 0x80000000 /* negative/less than */
151 * Internal MMU coprocessor registers
153 #define CpCPUID 0 /* R: */
154 #define CpControl 1 /* R: */
155 #define CpTTB 2 /* RW: translation table base */
156 #define CpDAC 3 /* RW: domain access control */
157 #define CpFSR 5 /* RW: fault status */
158 #define CpFAR 6 /* RW: fault address */
159 #define CpCacheFlush 7 /* W: cache flushing, wb draining*/
160 #define CpTLBFlush 8 /* W: TLB flushing */
161 #define CpRBFlush 9 /* W: Read Buffer ops */
162 #define CpPID 13 /* RW: PID for virtual mapping */
163 #define CpBpt 14 /* W: Breakpoint register */
164 #define CpTest 15 /* W: Test, Clock and Idle Control */
169 #define CpCmmuena 0x00000001 /* M: MMU enable */
170 #define CpCalign 0x00000002 /* A: alignment fault enable */
171 #define CpCdcache 0x00000004 /* C: data cache on */
172 #define CpCwb 0x00000008 /* W: write buffer turned on */
173 #define CpCi32 0x00000010 /* P: 32-bit program space */
174 #define CpCd32 0x00000020 /* D: 32-bit data space */
175 #define CpCbe 0x00000080 /* B: big-endian operation */
176 #define CpCsystem 0x00000100 /* S: system permission */
177 #define CpCrom 0x00000200 /* R: ROM permission */
178 #define CpCicache 0x00001000 /* I: instruction cache on */
179 #define CpCvivec 0x00002000 /* X: virtual interrupt vector adjust */
184 #define FCterm 0x2 /* terminal */
185 #define FCvec 0x0 /* vector */
186 #define FCalignf 0x1 /* unaligned full word data access */
187 #define FCalignh 0x3 /* unaligned half word data access */
188 #define FCl1abort 0xc /* level 1 external abort on translation */
189 #define FCl2abort 0xe /* level 2 external abort on translation */
190 #define FCtransSec 0x5 /* section translation */
191 #define FCtransPage 0x7 /* page translation */
192 #define FCdomainSec 0x9 /* section domain */
193 #define FCdomainPage 0x11 /* page domain */
194 #define FCpermSec 0x9 /* section permissions */
195 #define FCpermPage 0x11 /* page permissions */
196 #define FCabortLFSec 0x4 /* external abort on linefetch for section */
197 #define FCabortLFPage 0x6 /* external abort on linefetch for page */
198 #define FCabortNLFSec 0x8 /* external abort on non-linefetch for section */
199 #define FCabortNLFPage 0xa /* external abort on non-linefetch for page */
202 * PTE bits used by fault.h. mmu.c translates them to real values.
204 #define PTEVALID (1<<0)
205 #define PTERONLY 0 /* this is implied by the absence of PTEWRITE */
206 #define PTEWRITE (1<<1)
207 #define PTEUNCACHED (1<<2)
208 #define PTEKERNEL (1<<3) /* no user access */
211 * H3650 specific definitions
213 #define EGPIOREGS 0x49000000 /* Additional GPIO register */