1 // File generated by `rustc_codegen_gcc/tools/generate_intrinsics.py`
5 "llvm.AMDGPU.div.fixup.f32" => "__builtin_amdgpu_div_fixup",
6 "llvm.AMDGPU.div.fixup.f64" => "__builtin_amdgpu_div_fixup",
7 "llvm.AMDGPU.div.fixup.v2f64" => "__builtin_amdgpu_div_fixup",
8 "llvm.AMDGPU.div.fixup.v4f32" => "__builtin_amdgpu_div_fixup",
9 "llvm.AMDGPU.div.fmas.f32" => "__builtin_amdgpu_div_fmas",
10 "llvm.AMDGPU.div.fmas.f64" => "__builtin_amdgpu_div_fmas",
11 "llvm.AMDGPU.div.fmas.v2f64" => "__builtin_amdgpu_div_fmas",
12 "llvm.AMDGPU.div.fmas.v4f32" => "__builtin_amdgpu_div_fmas",
13 "llvm.AMDGPU.ldexp.f32" => "__builtin_amdgpu_ldexp",
14 "llvm.AMDGPU.ldexp.f64" => "__builtin_amdgpu_ldexp",
15 "llvm.AMDGPU.ldexp.v2f64" => "__builtin_amdgpu_ldexp",
16 "llvm.AMDGPU.ldexp.v4f32" => "__builtin_amdgpu_ldexp",
17 "llvm.AMDGPU.rcp.f32" => "__builtin_amdgpu_rcp",
18 "llvm.AMDGPU.rcp.f64" => "__builtin_amdgpu_rcp",
19 "llvm.AMDGPU.rcp.v2f64" => "__builtin_amdgpu_rcp",
20 "llvm.AMDGPU.rcp.v4f32" => "__builtin_amdgpu_rcp",
21 "llvm.AMDGPU.rsq.clamped.f32" => "__builtin_amdgpu_rsq_clamped",
22 "llvm.AMDGPU.rsq.clamped.f64" => "__builtin_amdgpu_rsq_clamped",
23 "llvm.AMDGPU.rsq.clamped.v2f64" => "__builtin_amdgpu_rsq_clamped",
24 "llvm.AMDGPU.rsq.clamped.v4f32" => "__builtin_amdgpu_rsq_clamped",
25 "llvm.AMDGPU.rsq.f32" => "__builtin_amdgpu_rsq",
26 "llvm.AMDGPU.rsq.f64" => "__builtin_amdgpu_rsq",
27 "llvm.AMDGPU.rsq.v2f64" => "__builtin_amdgpu_rsq",
28 "llvm.AMDGPU.rsq.v4f32" => "__builtin_amdgpu_rsq",
29 "llvm.AMDGPU.trig.preop.f32" => "__builtin_amdgpu_trig_preop",
30 "llvm.AMDGPU.trig.preop.f64" => "__builtin_amdgpu_trig_preop",
31 "llvm.AMDGPU.trig.preop.v2f64" => "__builtin_amdgpu_trig_preop",
32 "llvm.AMDGPU.trig.preop.v4f32" => "__builtin_amdgpu_trig_preop",
34 "llvm.aarch64.dmb" => "__builtin_arm_dmb",
35 "llvm.aarch64.dsb" => "__builtin_arm_dsb",
36 "llvm.aarch64.isb" => "__builtin_arm_isb",
37 "llvm.aarch64.sve.aesd" => "__builtin_sve_svaesd_u8",
38 "llvm.aarch64.sve.aese" => "__builtin_sve_svaese_u8",
39 "llvm.aarch64.sve.aesimc" => "__builtin_sve_svaesimc_u8",
40 "llvm.aarch64.sve.aesmc" => "__builtin_sve_svaesmc_u8",
41 "llvm.aarch64.sve.rax1" => "__builtin_sve_svrax1_u64",
42 "llvm.aarch64.sve.rdffr" => "__builtin_sve_svrdffr",
43 "llvm.aarch64.sve.rdffr.z" => "__builtin_sve_svrdffr_z",
44 "llvm.aarch64.sve.setffr" => "__builtin_sve_svsetffr",
45 "llvm.aarch64.sve.sm4e" => "__builtin_sve_svsm4e_u32",
46 "llvm.aarch64.sve.sm4ekey" => "__builtin_sve_svsm4ekey_u32",
47 "llvm.aarch64.sve.wrffr" => "__builtin_sve_svwrffr",
48 "llvm.aarch64.tcancel" => "__builtin_arm_tcancel",
49 "llvm.aarch64.tcommit" => "__builtin_arm_tcommit",
50 "llvm.aarch64.tstart" => "__builtin_arm_tstart",
51 "llvm.aarch64.ttest" => "__builtin_arm_ttest",
53 "llvm.amdgcn.alignbyte" => "__builtin_amdgcn_alignbyte",
54 "llvm.amdgcn.buffer.wbinvl1" => "__builtin_amdgcn_buffer_wbinvl1",
55 "llvm.amdgcn.buffer.wbinvl1.sc" => "__builtin_amdgcn_buffer_wbinvl1_sc",
56 "llvm.amdgcn.buffer.wbinvl1.vol" => "__builtin_amdgcn_buffer_wbinvl1_vol",
57 "llvm.amdgcn.cubeid" => "__builtin_amdgcn_cubeid",
58 "llvm.amdgcn.cubema" => "__builtin_amdgcn_cubema",
59 "llvm.amdgcn.cubesc" => "__builtin_amdgcn_cubesc",
60 "llvm.amdgcn.cubetc" => "__builtin_amdgcn_cubetc",
61 "llvm.amdgcn.cvt.pk.i16" => "__builtin_amdgcn_cvt_pk_i16",
62 "llvm.amdgcn.cvt.pk.u16" => "__builtin_amdgcn_cvt_pk_u16",
63 "llvm.amdgcn.cvt.pk.u8.f32" => "__builtin_amdgcn_cvt_pk_u8_f32",
64 "llvm.amdgcn.cvt.pknorm.i16" => "__builtin_amdgcn_cvt_pknorm_i16",
65 "llvm.amdgcn.cvt.pknorm.u16" => "__builtin_amdgcn_cvt_pknorm_u16",
66 "llvm.amdgcn.cvt.pkrtz" => "__builtin_amdgcn_cvt_pkrtz",
67 "llvm.amdgcn.dispatch.id" => "__builtin_amdgcn_dispatch_id",
68 "llvm.amdgcn.ds.bpermute" => "__builtin_amdgcn_ds_bpermute",
69 "llvm.amdgcn.ds.fadd.v2bf16" => "__builtin_amdgcn_ds_atomic_fadd_v2bf16",
70 "llvm.amdgcn.ds.gws.barrier" => "__builtin_amdgcn_ds_gws_barrier",
71 "llvm.amdgcn.ds.gws.init" => "__builtin_amdgcn_ds_gws_init",
72 "llvm.amdgcn.ds.gws.sema.br" => "__builtin_amdgcn_ds_gws_sema_br",
73 "llvm.amdgcn.ds.gws.sema.p" => "__builtin_amdgcn_ds_gws_sema_p",
74 "llvm.amdgcn.ds.gws.sema.release.all" => "__builtin_amdgcn_ds_gws_sema_release_all",
75 "llvm.amdgcn.ds.gws.sema.v" => "__builtin_amdgcn_ds_gws_sema_v",
76 "llvm.amdgcn.ds.permute" => "__builtin_amdgcn_ds_permute",
77 "llvm.amdgcn.ds.swizzle" => "__builtin_amdgcn_ds_swizzle",
78 "llvm.amdgcn.endpgm" => "__builtin_amdgcn_endpgm",
79 "llvm.amdgcn.fdot2" => "__builtin_amdgcn_fdot2",
80 "llvm.amdgcn.fmed3" => "__builtin_amdgcn_fmed3",
81 "llvm.amdgcn.fmul.legacy" => "__builtin_amdgcn_fmul_legacy",
82 "llvm.amdgcn.groupstaticsize" => "__builtin_amdgcn_groupstaticsize",
83 "llvm.amdgcn.implicit.buffer.ptr" => "__builtin_amdgcn_implicit_buffer_ptr",
84 "llvm.amdgcn.implicitarg.ptr" => "__builtin_amdgcn_implicitarg_ptr",
85 "llvm.amdgcn.interp.mov" => "__builtin_amdgcn_interp_mov",
86 "llvm.amdgcn.interp.p1" => "__builtin_amdgcn_interp_p1",
87 "llvm.amdgcn.interp.p1.f16" => "__builtin_amdgcn_interp_p1_f16",
88 "llvm.amdgcn.interp.p2" => "__builtin_amdgcn_interp_p2",
89 "llvm.amdgcn.interp.p2.f16" => "__builtin_amdgcn_interp_p2_f16",
90 "llvm.amdgcn.is.private" => "__builtin_amdgcn_is_private",
91 "llvm.amdgcn.is.shared" => "__builtin_amdgcn_is_shared",
92 "llvm.amdgcn.kernarg.segment.ptr" => "__builtin_amdgcn_kernarg_segment_ptr",
93 "llvm.amdgcn.lerp" => "__builtin_amdgcn_lerp",
94 "llvm.amdgcn.mbcnt.hi" => "__builtin_amdgcn_mbcnt_hi",
95 "llvm.amdgcn.mbcnt.lo" => "__builtin_amdgcn_mbcnt_lo",
96 "llvm.amdgcn.mqsad.pk.u16.u8" => "__builtin_amdgcn_mqsad_pk_u16_u8",
97 "llvm.amdgcn.mqsad.u32.u8" => "__builtin_amdgcn_mqsad_u32_u8",
98 "llvm.amdgcn.msad.u8" => "__builtin_amdgcn_msad_u8",
99 "llvm.amdgcn.perm" => "__builtin_amdgcn_perm",
100 "llvm.amdgcn.permlane16" => "__builtin_amdgcn_permlane16",
101 "llvm.amdgcn.permlanex16" => "__builtin_amdgcn_permlanex16",
102 "llvm.amdgcn.qsad.pk.u16.u8" => "__builtin_amdgcn_qsad_pk_u16_u8",
103 "llvm.amdgcn.queue.ptr" => "__builtin_amdgcn_queue_ptr",
104 "llvm.amdgcn.rcp.legacy" => "__builtin_amdgcn_rcp_legacy",
105 "llvm.amdgcn.readfirstlane" => "__builtin_amdgcn_readfirstlane",
106 "llvm.amdgcn.readlane" => "__builtin_amdgcn_readlane",
107 "llvm.amdgcn.rsq.legacy" => "__builtin_amdgcn_rsq_legacy",
108 "llvm.amdgcn.s.barrier" => "__builtin_amdgcn_s_barrier",
109 "llvm.amdgcn.s.dcache.inv" => "__builtin_amdgcn_s_dcache_inv",
110 "llvm.amdgcn.s.dcache.inv.vol" => "__builtin_amdgcn_s_dcache_inv_vol",
111 "llvm.amdgcn.s.dcache.wb" => "__builtin_amdgcn_s_dcache_wb",
112 "llvm.amdgcn.s.dcache.wb.vol" => "__builtin_amdgcn_s_dcache_wb_vol",
113 "llvm.amdgcn.s.decperflevel" => "__builtin_amdgcn_s_decperflevel",
114 "llvm.amdgcn.s.get.waveid.in.workgroup" => "__builtin_amdgcn_s_get_waveid_in_workgroup",
115 "llvm.amdgcn.s.getpc" => "__builtin_amdgcn_s_getpc",
116 "llvm.amdgcn.s.getreg" => "__builtin_amdgcn_s_getreg",
117 "llvm.amdgcn.s.incperflevel" => "__builtin_amdgcn_s_incperflevel",
118 "llvm.amdgcn.s.memrealtime" => "__builtin_amdgcn_s_memrealtime",
119 "llvm.amdgcn.s.memtime" => "__builtin_amdgcn_s_memtime",
120 "llvm.amdgcn.s.sendmsg" => "__builtin_amdgcn_s_sendmsg",
121 "llvm.amdgcn.s.sendmsghalt" => "__builtin_amdgcn_s_sendmsghalt",
122 "llvm.amdgcn.s.setprio" => "__builtin_amdgcn_s_setprio",
123 "llvm.amdgcn.s.setreg" => "__builtin_amdgcn_s_setreg",
124 "llvm.amdgcn.s.sleep" => "__builtin_amdgcn_s_sleep",
125 "llvm.amdgcn.s.waitcnt" => "__builtin_amdgcn_s_waitcnt",
126 "llvm.amdgcn.sad.hi.u8" => "__builtin_amdgcn_sad_hi_u8",
127 "llvm.amdgcn.sad.u16" => "__builtin_amdgcn_sad_u16",
128 "llvm.amdgcn.sad.u8" => "__builtin_amdgcn_sad_u8",
129 "llvm.amdgcn.sched.barrier" => "__builtin_amdgcn_sched_barrier",
130 "llvm.amdgcn.sdot2" => "__builtin_amdgcn_sdot2",
131 "llvm.amdgcn.sdot4" => "__builtin_amdgcn_sdot4",
132 "llvm.amdgcn.sdot8" => "__builtin_amdgcn_sdot8",
133 "llvm.amdgcn.udot2" => "__builtin_amdgcn_udot2",
134 "llvm.amdgcn.udot4" => "__builtin_amdgcn_udot4",
135 "llvm.amdgcn.udot8" => "__builtin_amdgcn_udot8",
136 "llvm.amdgcn.wave.barrier" => "__builtin_amdgcn_wave_barrier",
137 "llvm.amdgcn.wavefrontsize" => "__builtin_amdgcn_wavefrontsize",
138 "llvm.amdgcn.writelane" => "__builtin_amdgcn_writelane",
140 "llvm.arm.cdp" => "__builtin_arm_cdp",
141 "llvm.arm.cdp2" => "__builtin_arm_cdp2",
142 "llvm.arm.cmse.tt" => "__builtin_arm_cmse_TT",
143 "llvm.arm.cmse.tta" => "__builtin_arm_cmse_TTA",
144 "llvm.arm.cmse.ttat" => "__builtin_arm_cmse_TTAT",
145 "llvm.arm.cmse.ttt" => "__builtin_arm_cmse_TTT",
146 "llvm.arm.dmb" => "__builtin_arm_dmb",
147 "llvm.arm.dsb" => "__builtin_arm_dsb",
148 "llvm.arm.get.fpscr" => "__builtin_arm_get_fpscr",
149 "llvm.arm.isb" => "__builtin_arm_isb",
150 "llvm.arm.ldc" => "__builtin_arm_ldc",
151 "llvm.arm.ldc2" => "__builtin_arm_ldc2",
152 "llvm.arm.ldc2l" => "__builtin_arm_ldc2l",
153 "llvm.arm.ldcl" => "__builtin_arm_ldcl",
154 "llvm.arm.mcr" => "__builtin_arm_mcr",
155 "llvm.arm.mcr2" => "__builtin_arm_mcr2",
156 "llvm.arm.mcrr" => "__builtin_arm_mcrr",
157 "llvm.arm.mcrr2" => "__builtin_arm_mcrr2",
158 "llvm.arm.mrc" => "__builtin_arm_mrc",
159 "llvm.arm.mrc2" => "__builtin_arm_mrc2",
160 "llvm.arm.qadd" => "__builtin_arm_qadd",
161 "llvm.arm.qadd16" => "__builtin_arm_qadd16",
162 "llvm.arm.qadd8" => "__builtin_arm_qadd8",
163 "llvm.arm.qasx" => "__builtin_arm_qasx",
164 "llvm.arm.qsax" => "__builtin_arm_qsax",
165 "llvm.arm.qsub" => "__builtin_arm_qsub",
166 "llvm.arm.qsub16" => "__builtin_arm_qsub16",
167 "llvm.arm.qsub8" => "__builtin_arm_qsub8",
168 "llvm.arm.sadd16" => "__builtin_arm_sadd16",
169 "llvm.arm.sadd8" => "__builtin_arm_sadd8",
170 "llvm.arm.sasx" => "__builtin_arm_sasx",
171 "llvm.arm.sel" => "__builtin_arm_sel",
172 "llvm.arm.set.fpscr" => "__builtin_arm_set_fpscr",
173 "llvm.arm.shadd16" => "__builtin_arm_shadd16",
174 "llvm.arm.shadd8" => "__builtin_arm_shadd8",
175 "llvm.arm.shasx" => "__builtin_arm_shasx",
176 "llvm.arm.shsax" => "__builtin_arm_shsax",
177 "llvm.arm.shsub16" => "__builtin_arm_shsub16",
178 "llvm.arm.shsub8" => "__builtin_arm_shsub8",
179 "llvm.arm.smlabb" => "__builtin_arm_smlabb",
180 "llvm.arm.smlabt" => "__builtin_arm_smlabt",
181 "llvm.arm.smlad" => "__builtin_arm_smlad",
182 "llvm.arm.smladx" => "__builtin_arm_smladx",
183 "llvm.arm.smlald" => "__builtin_arm_smlald",
184 "llvm.arm.smlaldx" => "__builtin_arm_smlaldx",
185 "llvm.arm.smlatb" => "__builtin_arm_smlatb",
186 "llvm.arm.smlatt" => "__builtin_arm_smlatt",
187 "llvm.arm.smlawb" => "__builtin_arm_smlawb",
188 "llvm.arm.smlawt" => "__builtin_arm_smlawt",
189 "llvm.arm.smlsd" => "__builtin_arm_smlsd",
190 "llvm.arm.smlsdx" => "__builtin_arm_smlsdx",
191 "llvm.arm.smlsld" => "__builtin_arm_smlsld",
192 "llvm.arm.smlsldx" => "__builtin_arm_smlsldx",
193 "llvm.arm.smuad" => "__builtin_arm_smuad",
194 "llvm.arm.smuadx" => "__builtin_arm_smuadx",
195 "llvm.arm.smulbb" => "__builtin_arm_smulbb",
196 "llvm.arm.smulbt" => "__builtin_arm_smulbt",
197 "llvm.arm.smultb" => "__builtin_arm_smultb",
198 "llvm.arm.smultt" => "__builtin_arm_smultt",
199 "llvm.arm.smulwb" => "__builtin_arm_smulwb",
200 "llvm.arm.smulwt" => "__builtin_arm_smulwt",
201 "llvm.arm.smusd" => "__builtin_arm_smusd",
202 "llvm.arm.smusdx" => "__builtin_arm_smusdx",
203 "llvm.arm.ssat" => "__builtin_arm_ssat",
204 "llvm.arm.ssat16" => "__builtin_arm_ssat16",
205 "llvm.arm.ssax" => "__builtin_arm_ssax",
206 "llvm.arm.ssub16" => "__builtin_arm_ssub16",
207 "llvm.arm.ssub8" => "__builtin_arm_ssub8",
208 "llvm.arm.stc" => "__builtin_arm_stc",
209 "llvm.arm.stc2" => "__builtin_arm_stc2",
210 "llvm.arm.stc2l" => "__builtin_arm_stc2l",
211 "llvm.arm.stcl" => "__builtin_arm_stcl",
212 "llvm.arm.sxtab16" => "__builtin_arm_sxtab16",
213 "llvm.arm.sxtb16" => "__builtin_arm_sxtb16",
214 "llvm.arm.thread.pointer" => "__builtin_thread_pointer",
215 "llvm.arm.uadd16" => "__builtin_arm_uadd16",
216 "llvm.arm.uadd8" => "__builtin_arm_uadd8",
217 "llvm.arm.uasx" => "__builtin_arm_uasx",
218 "llvm.arm.uhadd16" => "__builtin_arm_uhadd16",
219 "llvm.arm.uhadd8" => "__builtin_arm_uhadd8",
220 "llvm.arm.uhasx" => "__builtin_arm_uhasx",
221 "llvm.arm.uhsax" => "__builtin_arm_uhsax",
222 "llvm.arm.uhsub16" => "__builtin_arm_uhsub16",
223 "llvm.arm.uhsub8" => "__builtin_arm_uhsub8",
224 "llvm.arm.uqadd16" => "__builtin_arm_uqadd16",
225 "llvm.arm.uqadd8" => "__builtin_arm_uqadd8",
226 "llvm.arm.uqasx" => "__builtin_arm_uqasx",
227 "llvm.arm.uqsax" => "__builtin_arm_uqsax",
228 "llvm.arm.uqsub16" => "__builtin_arm_uqsub16",
229 "llvm.arm.uqsub8" => "__builtin_arm_uqsub8",
230 "llvm.arm.usad8" => "__builtin_arm_usad8",
231 "llvm.arm.usada8" => "__builtin_arm_usada8",
232 "llvm.arm.usat" => "__builtin_arm_usat",
233 "llvm.arm.usat16" => "__builtin_arm_usat16",
234 "llvm.arm.usax" => "__builtin_arm_usax",
235 "llvm.arm.usub16" => "__builtin_arm_usub16",
236 "llvm.arm.usub8" => "__builtin_arm_usub8",
237 "llvm.arm.uxtab16" => "__builtin_arm_uxtab16",
238 "llvm.arm.uxtb16" => "__builtin_arm_uxtb16",
240 "llvm.bpf.btf.type.id" => "__builtin_bpf_btf_type_id",
241 "llvm.bpf.compare" => "__builtin_bpf_compare",
242 "llvm.bpf.load.byte" => "__builtin_bpf_load_byte",
243 "llvm.bpf.load.half" => "__builtin_bpf_load_half",
244 "llvm.bpf.load.word" => "__builtin_bpf_load_word",
245 "llvm.bpf.passthrough" => "__builtin_bpf_passthrough",
246 "llvm.bpf.preserve.enum.value" => "__builtin_bpf_preserve_enum_value",
247 "llvm.bpf.preserve.field.info" => "__builtin_bpf_preserve_field_info",
248 "llvm.bpf.preserve.type.info" => "__builtin_bpf_preserve_type_info",
249 "llvm.bpf.pseudo" => "__builtin_bpf_pseudo",
251 "llvm.cuda.syncthreads" => "__syncthreads",
253 "llvm.hexagon.A2.abs" => "__builtin_HEXAGON_A2_abs",
254 "llvm.hexagon.A2.absp" => "__builtin_HEXAGON_A2_absp",
255 "llvm.hexagon.A2.abssat" => "__builtin_HEXAGON_A2_abssat",
256 "llvm.hexagon.A2.add" => "__builtin_HEXAGON_A2_add",
257 "llvm.hexagon.A2.addh.h16.hh" => "__builtin_HEXAGON_A2_addh_h16_hh",
258 "llvm.hexagon.A2.addh.h16.hl" => "__builtin_HEXAGON_A2_addh_h16_hl",
259 "llvm.hexagon.A2.addh.h16.lh" => "__builtin_HEXAGON_A2_addh_h16_lh",
260 "llvm.hexagon.A2.addh.h16.ll" => "__builtin_HEXAGON_A2_addh_h16_ll",
261 "llvm.hexagon.A2.addh.h16.sat.hh" => "__builtin_HEXAGON_A2_addh_h16_sat_hh",
262 "llvm.hexagon.A2.addh.h16.sat.hl" => "__builtin_HEXAGON_A2_addh_h16_sat_hl",
263 "llvm.hexagon.A2.addh.h16.sat.lh" => "__builtin_HEXAGON_A2_addh_h16_sat_lh",
264 "llvm.hexagon.A2.addh.h16.sat.ll" => "__builtin_HEXAGON_A2_addh_h16_sat_ll",
265 "llvm.hexagon.A2.addh.l16.hl" => "__builtin_HEXAGON_A2_addh_l16_hl",
266 "llvm.hexagon.A2.addh.l16.ll" => "__builtin_HEXAGON_A2_addh_l16_ll",
267 "llvm.hexagon.A2.addh.l16.sat.hl" => "__builtin_HEXAGON_A2_addh_l16_sat_hl",
268 "llvm.hexagon.A2.addh.l16.sat.ll" => "__builtin_HEXAGON_A2_addh_l16_sat_ll",
269 "llvm.hexagon.A2.addi" => "__builtin_HEXAGON_A2_addi",
270 "llvm.hexagon.A2.addp" => "__builtin_HEXAGON_A2_addp",
271 "llvm.hexagon.A2.addpsat" => "__builtin_HEXAGON_A2_addpsat",
272 "llvm.hexagon.A2.addsat" => "__builtin_HEXAGON_A2_addsat",
273 "llvm.hexagon.A2.addsp" => "__builtin_HEXAGON_A2_addsp",
274 "llvm.hexagon.A2.and" => "__builtin_HEXAGON_A2_and",
275 "llvm.hexagon.A2.andir" => "__builtin_HEXAGON_A2_andir",
276 "llvm.hexagon.A2.andp" => "__builtin_HEXAGON_A2_andp",
277 "llvm.hexagon.A2.aslh" => "__builtin_HEXAGON_A2_aslh",
278 "llvm.hexagon.A2.asrh" => "__builtin_HEXAGON_A2_asrh",
279 "llvm.hexagon.A2.combine.hh" => "__builtin_HEXAGON_A2_combine_hh",
280 "llvm.hexagon.A2.combine.hl" => "__builtin_HEXAGON_A2_combine_hl",
281 "llvm.hexagon.A2.combine.lh" => "__builtin_HEXAGON_A2_combine_lh",
282 "llvm.hexagon.A2.combine.ll" => "__builtin_HEXAGON_A2_combine_ll",
283 "llvm.hexagon.A2.combineii" => "__builtin_HEXAGON_A2_combineii",
284 "llvm.hexagon.A2.combinew" => "__builtin_HEXAGON_A2_combinew",
285 "llvm.hexagon.A2.max" => "__builtin_HEXAGON_A2_max",
286 "llvm.hexagon.A2.maxp" => "__builtin_HEXAGON_A2_maxp",
287 "llvm.hexagon.A2.maxu" => "__builtin_HEXAGON_A2_maxu",
288 "llvm.hexagon.A2.maxup" => "__builtin_HEXAGON_A2_maxup",
289 "llvm.hexagon.A2.min" => "__builtin_HEXAGON_A2_min",
290 "llvm.hexagon.A2.minp" => "__builtin_HEXAGON_A2_minp",
291 "llvm.hexagon.A2.minu" => "__builtin_HEXAGON_A2_minu",
292 "llvm.hexagon.A2.minup" => "__builtin_HEXAGON_A2_minup",
293 "llvm.hexagon.A2.neg" => "__builtin_HEXAGON_A2_neg",
294 "llvm.hexagon.A2.negp" => "__builtin_HEXAGON_A2_negp",
295 "llvm.hexagon.A2.negsat" => "__builtin_HEXAGON_A2_negsat",
296 "llvm.hexagon.A2.not" => "__builtin_HEXAGON_A2_not",
297 "llvm.hexagon.A2.notp" => "__builtin_HEXAGON_A2_notp",
298 "llvm.hexagon.A2.or" => "__builtin_HEXAGON_A2_or",
299 "llvm.hexagon.A2.orir" => "__builtin_HEXAGON_A2_orir",
300 "llvm.hexagon.A2.orp" => "__builtin_HEXAGON_A2_orp",
301 "llvm.hexagon.A2.roundsat" => "__builtin_HEXAGON_A2_roundsat",
302 "llvm.hexagon.A2.sat" => "__builtin_HEXAGON_A2_sat",
303 "llvm.hexagon.A2.satb" => "__builtin_HEXAGON_A2_satb",
304 "llvm.hexagon.A2.sath" => "__builtin_HEXAGON_A2_sath",
305 "llvm.hexagon.A2.satub" => "__builtin_HEXAGON_A2_satub",
306 "llvm.hexagon.A2.satuh" => "__builtin_HEXAGON_A2_satuh",
307 "llvm.hexagon.A2.sub" => "__builtin_HEXAGON_A2_sub",
308 "llvm.hexagon.A2.subh.h16.hh" => "__builtin_HEXAGON_A2_subh_h16_hh",
309 "llvm.hexagon.A2.subh.h16.hl" => "__builtin_HEXAGON_A2_subh_h16_hl",
310 "llvm.hexagon.A2.subh.h16.lh" => "__builtin_HEXAGON_A2_subh_h16_lh",
311 "llvm.hexagon.A2.subh.h16.ll" => "__builtin_HEXAGON_A2_subh_h16_ll",
312 "llvm.hexagon.A2.subh.h16.sat.hh" => "__builtin_HEXAGON_A2_subh_h16_sat_hh",
313 "llvm.hexagon.A2.subh.h16.sat.hl" => "__builtin_HEXAGON_A2_subh_h16_sat_hl",
314 "llvm.hexagon.A2.subh.h16.sat.lh" => "__builtin_HEXAGON_A2_subh_h16_sat_lh",
315 "llvm.hexagon.A2.subh.h16.sat.ll" => "__builtin_HEXAGON_A2_subh_h16_sat_ll",
316 "llvm.hexagon.A2.subh.l16.hl" => "__builtin_HEXAGON_A2_subh_l16_hl",
317 "llvm.hexagon.A2.subh.l16.ll" => "__builtin_HEXAGON_A2_subh_l16_ll",
318 "llvm.hexagon.A2.subh.l16.sat.hl" => "__builtin_HEXAGON_A2_subh_l16_sat_hl",
319 "llvm.hexagon.A2.subh.l16.sat.ll" => "__builtin_HEXAGON_A2_subh_l16_sat_ll",
320 "llvm.hexagon.A2.subp" => "__builtin_HEXAGON_A2_subp",
321 "llvm.hexagon.A2.subri" => "__builtin_HEXAGON_A2_subri",
322 "llvm.hexagon.A2.subsat" => "__builtin_HEXAGON_A2_subsat",
323 "llvm.hexagon.A2.svaddh" => "__builtin_HEXAGON_A2_svaddh",
324 "llvm.hexagon.A2.svaddhs" => "__builtin_HEXAGON_A2_svaddhs",
325 "llvm.hexagon.A2.svadduhs" => "__builtin_HEXAGON_A2_svadduhs",
326 "llvm.hexagon.A2.svavgh" => "__builtin_HEXAGON_A2_svavgh",
327 "llvm.hexagon.A2.svavghs" => "__builtin_HEXAGON_A2_svavghs",
328 "llvm.hexagon.A2.svnavgh" => "__builtin_HEXAGON_A2_svnavgh",
329 "llvm.hexagon.A2.svsubh" => "__builtin_HEXAGON_A2_svsubh",
330 "llvm.hexagon.A2.svsubhs" => "__builtin_HEXAGON_A2_svsubhs",
331 "llvm.hexagon.A2.svsubuhs" => "__builtin_HEXAGON_A2_svsubuhs",
332 "llvm.hexagon.A2.swiz" => "__builtin_HEXAGON_A2_swiz",
333 "llvm.hexagon.A2.sxtb" => "__builtin_HEXAGON_A2_sxtb",
334 "llvm.hexagon.A2.sxth" => "__builtin_HEXAGON_A2_sxth",
335 "llvm.hexagon.A2.sxtw" => "__builtin_HEXAGON_A2_sxtw",
336 "llvm.hexagon.A2.tfr" => "__builtin_HEXAGON_A2_tfr",
337 "llvm.hexagon.A2.tfrih" => "__builtin_HEXAGON_A2_tfrih",
338 "llvm.hexagon.A2.tfril" => "__builtin_HEXAGON_A2_tfril",
339 "llvm.hexagon.A2.tfrp" => "__builtin_HEXAGON_A2_tfrp",
340 "llvm.hexagon.A2.tfrpi" => "__builtin_HEXAGON_A2_tfrpi",
341 "llvm.hexagon.A2.tfrsi" => "__builtin_HEXAGON_A2_tfrsi",
342 "llvm.hexagon.A2.vabsh" => "__builtin_HEXAGON_A2_vabsh",
343 "llvm.hexagon.A2.vabshsat" => "__builtin_HEXAGON_A2_vabshsat",
344 "llvm.hexagon.A2.vabsw" => "__builtin_HEXAGON_A2_vabsw",
345 "llvm.hexagon.A2.vabswsat" => "__builtin_HEXAGON_A2_vabswsat",
346 "llvm.hexagon.A2.vaddb.map" => "__builtin_HEXAGON_A2_vaddb_map",
347 "llvm.hexagon.A2.vaddh" => "__builtin_HEXAGON_A2_vaddh",
348 "llvm.hexagon.A2.vaddhs" => "__builtin_HEXAGON_A2_vaddhs",
349 "llvm.hexagon.A2.vaddub" => "__builtin_HEXAGON_A2_vaddub",
350 "llvm.hexagon.A2.vaddubs" => "__builtin_HEXAGON_A2_vaddubs",
351 "llvm.hexagon.A2.vadduhs" => "__builtin_HEXAGON_A2_vadduhs",
352 "llvm.hexagon.A2.vaddw" => "__builtin_HEXAGON_A2_vaddw",
353 "llvm.hexagon.A2.vaddws" => "__builtin_HEXAGON_A2_vaddws",
354 "llvm.hexagon.A2.vavgh" => "__builtin_HEXAGON_A2_vavgh",
355 "llvm.hexagon.A2.vavghcr" => "__builtin_HEXAGON_A2_vavghcr",
356 "llvm.hexagon.A2.vavghr" => "__builtin_HEXAGON_A2_vavghr",
357 "llvm.hexagon.A2.vavgub" => "__builtin_HEXAGON_A2_vavgub",
358 "llvm.hexagon.A2.vavgubr" => "__builtin_HEXAGON_A2_vavgubr",
359 "llvm.hexagon.A2.vavguh" => "__builtin_HEXAGON_A2_vavguh",
360 "llvm.hexagon.A2.vavguhr" => "__builtin_HEXAGON_A2_vavguhr",
361 "llvm.hexagon.A2.vavguw" => "__builtin_HEXAGON_A2_vavguw",
362 "llvm.hexagon.A2.vavguwr" => "__builtin_HEXAGON_A2_vavguwr",
363 "llvm.hexagon.A2.vavgw" => "__builtin_HEXAGON_A2_vavgw",
364 "llvm.hexagon.A2.vavgwcr" => "__builtin_HEXAGON_A2_vavgwcr",
365 "llvm.hexagon.A2.vavgwr" => "__builtin_HEXAGON_A2_vavgwr",
366 "llvm.hexagon.A2.vcmpbeq" => "__builtin_HEXAGON_A2_vcmpbeq",
367 "llvm.hexagon.A2.vcmpbgtu" => "__builtin_HEXAGON_A2_vcmpbgtu",
368 "llvm.hexagon.A2.vcmpheq" => "__builtin_HEXAGON_A2_vcmpheq",
369 "llvm.hexagon.A2.vcmphgt" => "__builtin_HEXAGON_A2_vcmphgt",
370 "llvm.hexagon.A2.vcmphgtu" => "__builtin_HEXAGON_A2_vcmphgtu",
371 "llvm.hexagon.A2.vcmpweq" => "__builtin_HEXAGON_A2_vcmpweq",
372 "llvm.hexagon.A2.vcmpwgt" => "__builtin_HEXAGON_A2_vcmpwgt",
373 "llvm.hexagon.A2.vcmpwgtu" => "__builtin_HEXAGON_A2_vcmpwgtu",
374 "llvm.hexagon.A2.vconj" => "__builtin_HEXAGON_A2_vconj",
375 "llvm.hexagon.A2.vmaxb" => "__builtin_HEXAGON_A2_vmaxb",
376 "llvm.hexagon.A2.vmaxh" => "__builtin_HEXAGON_A2_vmaxh",
377 "llvm.hexagon.A2.vmaxub" => "__builtin_HEXAGON_A2_vmaxub",
378 "llvm.hexagon.A2.vmaxuh" => "__builtin_HEXAGON_A2_vmaxuh",
379 "llvm.hexagon.A2.vmaxuw" => "__builtin_HEXAGON_A2_vmaxuw",
380 "llvm.hexagon.A2.vmaxw" => "__builtin_HEXAGON_A2_vmaxw",
381 "llvm.hexagon.A2.vminb" => "__builtin_HEXAGON_A2_vminb",
382 "llvm.hexagon.A2.vminh" => "__builtin_HEXAGON_A2_vminh",
383 "llvm.hexagon.A2.vminub" => "__builtin_HEXAGON_A2_vminub",
384 "llvm.hexagon.A2.vminuh" => "__builtin_HEXAGON_A2_vminuh",
385 "llvm.hexagon.A2.vminuw" => "__builtin_HEXAGON_A2_vminuw",
386 "llvm.hexagon.A2.vminw" => "__builtin_HEXAGON_A2_vminw",
387 "llvm.hexagon.A2.vnavgh" => "__builtin_HEXAGON_A2_vnavgh",
388 "llvm.hexagon.A2.vnavghcr" => "__builtin_HEXAGON_A2_vnavghcr",
389 "llvm.hexagon.A2.vnavghr" => "__builtin_HEXAGON_A2_vnavghr",
390 "llvm.hexagon.A2.vnavgw" => "__builtin_HEXAGON_A2_vnavgw",
391 "llvm.hexagon.A2.vnavgwcr" => "__builtin_HEXAGON_A2_vnavgwcr",
392 "llvm.hexagon.A2.vnavgwr" => "__builtin_HEXAGON_A2_vnavgwr",
393 "llvm.hexagon.A2.vraddub" => "__builtin_HEXAGON_A2_vraddub",
394 "llvm.hexagon.A2.vraddub.acc" => "__builtin_HEXAGON_A2_vraddub_acc",
395 "llvm.hexagon.A2.vrsadub" => "__builtin_HEXAGON_A2_vrsadub",
396 "llvm.hexagon.A2.vrsadub.acc" => "__builtin_HEXAGON_A2_vrsadub_acc",
397 "llvm.hexagon.A2.vsubb.map" => "__builtin_HEXAGON_A2_vsubb_map",
398 "llvm.hexagon.A2.vsubh" => "__builtin_HEXAGON_A2_vsubh",
399 "llvm.hexagon.A2.vsubhs" => "__builtin_HEXAGON_A2_vsubhs",
400 "llvm.hexagon.A2.vsubub" => "__builtin_HEXAGON_A2_vsubub",
401 "llvm.hexagon.A2.vsububs" => "__builtin_HEXAGON_A2_vsububs",
402 "llvm.hexagon.A2.vsubuhs" => "__builtin_HEXAGON_A2_vsubuhs",
403 "llvm.hexagon.A2.vsubw" => "__builtin_HEXAGON_A2_vsubw",
404 "llvm.hexagon.A2.vsubws" => "__builtin_HEXAGON_A2_vsubws",
405 "llvm.hexagon.A2.xor" => "__builtin_HEXAGON_A2_xor",
406 "llvm.hexagon.A2.xorp" => "__builtin_HEXAGON_A2_xorp",
407 "llvm.hexagon.A2.zxtb" => "__builtin_HEXAGON_A2_zxtb",
408 "llvm.hexagon.A2.zxth" => "__builtin_HEXAGON_A2_zxth",
409 "llvm.hexagon.A4.andn" => "__builtin_HEXAGON_A4_andn",
410 "llvm.hexagon.A4.andnp" => "__builtin_HEXAGON_A4_andnp",
411 "llvm.hexagon.A4.bitsplit" => "__builtin_HEXAGON_A4_bitsplit",
412 "llvm.hexagon.A4.bitspliti" => "__builtin_HEXAGON_A4_bitspliti",
413 "llvm.hexagon.A4.boundscheck" => "__builtin_HEXAGON_A4_boundscheck",
414 "llvm.hexagon.A4.cmpbeq" => "__builtin_HEXAGON_A4_cmpbeq",
415 "llvm.hexagon.A4.cmpbeqi" => "__builtin_HEXAGON_A4_cmpbeqi",
416 "llvm.hexagon.A4.cmpbgt" => "__builtin_HEXAGON_A4_cmpbgt",
417 "llvm.hexagon.A4.cmpbgti" => "__builtin_HEXAGON_A4_cmpbgti",
418 "llvm.hexagon.A4.cmpbgtu" => "__builtin_HEXAGON_A4_cmpbgtu",
419 "llvm.hexagon.A4.cmpbgtui" => "__builtin_HEXAGON_A4_cmpbgtui",
420 "llvm.hexagon.A4.cmpheq" => "__builtin_HEXAGON_A4_cmpheq",
421 "llvm.hexagon.A4.cmpheqi" => "__builtin_HEXAGON_A4_cmpheqi",
422 "llvm.hexagon.A4.cmphgt" => "__builtin_HEXAGON_A4_cmphgt",
423 "llvm.hexagon.A4.cmphgti" => "__builtin_HEXAGON_A4_cmphgti",
424 "llvm.hexagon.A4.cmphgtu" => "__builtin_HEXAGON_A4_cmphgtu",
425 "llvm.hexagon.A4.cmphgtui" => "__builtin_HEXAGON_A4_cmphgtui",
426 "llvm.hexagon.A4.combineir" => "__builtin_HEXAGON_A4_combineir",
427 "llvm.hexagon.A4.combineri" => "__builtin_HEXAGON_A4_combineri",
428 "llvm.hexagon.A4.cround.ri" => "__builtin_HEXAGON_A4_cround_ri",
429 "llvm.hexagon.A4.cround.rr" => "__builtin_HEXAGON_A4_cround_rr",
430 "llvm.hexagon.A4.modwrapu" => "__builtin_HEXAGON_A4_modwrapu",
431 "llvm.hexagon.A4.orn" => "__builtin_HEXAGON_A4_orn",
432 "llvm.hexagon.A4.ornp" => "__builtin_HEXAGON_A4_ornp",
433 "llvm.hexagon.A4.rcmpeq" => "__builtin_HEXAGON_A4_rcmpeq",
434 "llvm.hexagon.A4.rcmpeqi" => "__builtin_HEXAGON_A4_rcmpeqi",
435 "llvm.hexagon.A4.rcmpneq" => "__builtin_HEXAGON_A4_rcmpneq",
436 "llvm.hexagon.A4.rcmpneqi" => "__builtin_HEXAGON_A4_rcmpneqi",
437 "llvm.hexagon.A4.round.ri" => "__builtin_HEXAGON_A4_round_ri",
438 "llvm.hexagon.A4.round.ri.sat" => "__builtin_HEXAGON_A4_round_ri_sat",
439 "llvm.hexagon.A4.round.rr" => "__builtin_HEXAGON_A4_round_rr",
440 "llvm.hexagon.A4.round.rr.sat" => "__builtin_HEXAGON_A4_round_rr_sat",
441 "llvm.hexagon.A4.tlbmatch" => "__builtin_HEXAGON_A4_tlbmatch",
442 "llvm.hexagon.A4.vcmpbeq.any" => "__builtin_HEXAGON_A4_vcmpbeq_any",
443 "llvm.hexagon.A4.vcmpbeqi" => "__builtin_HEXAGON_A4_vcmpbeqi",
444 "llvm.hexagon.A4.vcmpbgt" => "__builtin_HEXAGON_A4_vcmpbgt",
445 "llvm.hexagon.A4.vcmpbgti" => "__builtin_HEXAGON_A4_vcmpbgti",
446 "llvm.hexagon.A4.vcmpbgtui" => "__builtin_HEXAGON_A4_vcmpbgtui",
447 "llvm.hexagon.A4.vcmpheqi" => "__builtin_HEXAGON_A4_vcmpheqi",
448 "llvm.hexagon.A4.vcmphgti" => "__builtin_HEXAGON_A4_vcmphgti",
449 "llvm.hexagon.A4.vcmphgtui" => "__builtin_HEXAGON_A4_vcmphgtui",
450 "llvm.hexagon.A4.vcmpweqi" => "__builtin_HEXAGON_A4_vcmpweqi",
451 "llvm.hexagon.A4.vcmpwgti" => "__builtin_HEXAGON_A4_vcmpwgti",
452 "llvm.hexagon.A4.vcmpwgtui" => "__builtin_HEXAGON_A4_vcmpwgtui",
453 "llvm.hexagon.A4.vrmaxh" => "__builtin_HEXAGON_A4_vrmaxh",
454 "llvm.hexagon.A4.vrmaxuh" => "__builtin_HEXAGON_A4_vrmaxuh",
455 "llvm.hexagon.A4.vrmaxuw" => "__builtin_HEXAGON_A4_vrmaxuw",
456 "llvm.hexagon.A4.vrmaxw" => "__builtin_HEXAGON_A4_vrmaxw",
457 "llvm.hexagon.A4.vrminh" => "__builtin_HEXAGON_A4_vrminh",
458 "llvm.hexagon.A4.vrminuh" => "__builtin_HEXAGON_A4_vrminuh",
459 "llvm.hexagon.A4.vrminuw" => "__builtin_HEXAGON_A4_vrminuw",
460 "llvm.hexagon.A4.vrminw" => "__builtin_HEXAGON_A4_vrminw",
461 "llvm.hexagon.A5.vaddhubs" => "__builtin_HEXAGON_A5_vaddhubs",
462 "llvm.hexagon.C2.all8" => "__builtin_HEXAGON_C2_all8",
463 "llvm.hexagon.C2.and" => "__builtin_HEXAGON_C2_and",
464 "llvm.hexagon.C2.andn" => "__builtin_HEXAGON_C2_andn",
465 "llvm.hexagon.C2.any8" => "__builtin_HEXAGON_C2_any8",
466 "llvm.hexagon.C2.bitsclr" => "__builtin_HEXAGON_C2_bitsclr",
467 "llvm.hexagon.C2.bitsclri" => "__builtin_HEXAGON_C2_bitsclri",
468 "llvm.hexagon.C2.bitsset" => "__builtin_HEXAGON_C2_bitsset",
469 "llvm.hexagon.C2.cmpeq" => "__builtin_HEXAGON_C2_cmpeq",
470 "llvm.hexagon.C2.cmpeqi" => "__builtin_HEXAGON_C2_cmpeqi",
471 "llvm.hexagon.C2.cmpeqp" => "__builtin_HEXAGON_C2_cmpeqp",
472 "llvm.hexagon.C2.cmpgei" => "__builtin_HEXAGON_C2_cmpgei",
473 "llvm.hexagon.C2.cmpgeui" => "__builtin_HEXAGON_C2_cmpgeui",
474 "llvm.hexagon.C2.cmpgt" => "__builtin_HEXAGON_C2_cmpgt",
475 "llvm.hexagon.C2.cmpgti" => "__builtin_HEXAGON_C2_cmpgti",
476 "llvm.hexagon.C2.cmpgtp" => "__builtin_HEXAGON_C2_cmpgtp",
477 "llvm.hexagon.C2.cmpgtu" => "__builtin_HEXAGON_C2_cmpgtu",
478 "llvm.hexagon.C2.cmpgtui" => "__builtin_HEXAGON_C2_cmpgtui",
479 "llvm.hexagon.C2.cmpgtup" => "__builtin_HEXAGON_C2_cmpgtup",
480 "llvm.hexagon.C2.cmplt" => "__builtin_HEXAGON_C2_cmplt",
481 "llvm.hexagon.C2.cmpltu" => "__builtin_HEXAGON_C2_cmpltu",
482 "llvm.hexagon.C2.mask" => "__builtin_HEXAGON_C2_mask",
483 "llvm.hexagon.C2.mux" => "__builtin_HEXAGON_C2_mux",
484 "llvm.hexagon.C2.muxii" => "__builtin_HEXAGON_C2_muxii",
485 "llvm.hexagon.C2.muxir" => "__builtin_HEXAGON_C2_muxir",
486 "llvm.hexagon.C2.muxri" => "__builtin_HEXAGON_C2_muxri",
487 "llvm.hexagon.C2.not" => "__builtin_HEXAGON_C2_not",
488 "llvm.hexagon.C2.or" => "__builtin_HEXAGON_C2_or",
489 "llvm.hexagon.C2.orn" => "__builtin_HEXAGON_C2_orn",
490 "llvm.hexagon.C2.pxfer.map" => "__builtin_HEXAGON_C2_pxfer_map",
491 "llvm.hexagon.C2.tfrpr" => "__builtin_HEXAGON_C2_tfrpr",
492 "llvm.hexagon.C2.tfrrp" => "__builtin_HEXAGON_C2_tfrrp",
493 "llvm.hexagon.C2.vitpack" => "__builtin_HEXAGON_C2_vitpack",
494 "llvm.hexagon.C2.vmux" => "__builtin_HEXAGON_C2_vmux",
495 "llvm.hexagon.C2.xor" => "__builtin_HEXAGON_C2_xor",
496 "llvm.hexagon.C4.and.and" => "__builtin_HEXAGON_C4_and_and",
497 "llvm.hexagon.C4.and.andn" => "__builtin_HEXAGON_C4_and_andn",
498 "llvm.hexagon.C4.and.or" => "__builtin_HEXAGON_C4_and_or",
499 "llvm.hexagon.C4.and.orn" => "__builtin_HEXAGON_C4_and_orn",
500 "llvm.hexagon.C4.cmplte" => "__builtin_HEXAGON_C4_cmplte",
501 "llvm.hexagon.C4.cmpltei" => "__builtin_HEXAGON_C4_cmpltei",
502 "llvm.hexagon.C4.cmplteu" => "__builtin_HEXAGON_C4_cmplteu",
503 "llvm.hexagon.C4.cmplteui" => "__builtin_HEXAGON_C4_cmplteui",
504 "llvm.hexagon.C4.cmpneq" => "__builtin_HEXAGON_C4_cmpneq",
505 "llvm.hexagon.C4.cmpneqi" => "__builtin_HEXAGON_C4_cmpneqi",
506 "llvm.hexagon.C4.fastcorner9" => "__builtin_HEXAGON_C4_fastcorner9",
507 "llvm.hexagon.C4.fastcorner9.not" => "__builtin_HEXAGON_C4_fastcorner9_not",
508 "llvm.hexagon.C4.nbitsclr" => "__builtin_HEXAGON_C4_nbitsclr",
509 "llvm.hexagon.C4.nbitsclri" => "__builtin_HEXAGON_C4_nbitsclri",
510 "llvm.hexagon.C4.nbitsset" => "__builtin_HEXAGON_C4_nbitsset",
511 "llvm.hexagon.C4.or.and" => "__builtin_HEXAGON_C4_or_and",
512 "llvm.hexagon.C4.or.andn" => "__builtin_HEXAGON_C4_or_andn",
513 "llvm.hexagon.C4.or.or" => "__builtin_HEXAGON_C4_or_or",
514 "llvm.hexagon.C4.or.orn" => "__builtin_HEXAGON_C4_or_orn",
515 "llvm.hexagon.F2.conv.d2df" => "__builtin_HEXAGON_F2_conv_d2df",
516 "llvm.hexagon.F2.conv.d2sf" => "__builtin_HEXAGON_F2_conv_d2sf",
517 "llvm.hexagon.F2.conv.df2d" => "__builtin_HEXAGON_F2_conv_df2d",
518 "llvm.hexagon.F2.conv.df2d.chop" => "__builtin_HEXAGON_F2_conv_df2d_chop",
519 "llvm.hexagon.F2.conv.df2sf" => "__builtin_HEXAGON_F2_conv_df2sf",
520 "llvm.hexagon.F2.conv.df2ud" => "__builtin_HEXAGON_F2_conv_df2ud",
521 "llvm.hexagon.F2.conv.df2ud.chop" => "__builtin_HEXAGON_F2_conv_df2ud_chop",
522 "llvm.hexagon.F2.conv.df2uw" => "__builtin_HEXAGON_F2_conv_df2uw",
523 "llvm.hexagon.F2.conv.df2uw.chop" => "__builtin_HEXAGON_F2_conv_df2uw_chop",
524 "llvm.hexagon.F2.conv.df2w" => "__builtin_HEXAGON_F2_conv_df2w",
525 "llvm.hexagon.F2.conv.df2w.chop" => "__builtin_HEXAGON_F2_conv_df2w_chop",
526 "llvm.hexagon.F2.conv.sf2d" => "__builtin_HEXAGON_F2_conv_sf2d",
527 "llvm.hexagon.F2.conv.sf2d.chop" => "__builtin_HEXAGON_F2_conv_sf2d_chop",
528 "llvm.hexagon.F2.conv.sf2df" => "__builtin_HEXAGON_F2_conv_sf2df",
529 "llvm.hexagon.F2.conv.sf2ud" => "__builtin_HEXAGON_F2_conv_sf2ud",
530 "llvm.hexagon.F2.conv.sf2ud.chop" => "__builtin_HEXAGON_F2_conv_sf2ud_chop",
531 "llvm.hexagon.F2.conv.sf2uw" => "__builtin_HEXAGON_F2_conv_sf2uw",
532 "llvm.hexagon.F2.conv.sf2uw.chop" => "__builtin_HEXAGON_F2_conv_sf2uw_chop",
533 "llvm.hexagon.F2.conv.sf2w" => "__builtin_HEXAGON_F2_conv_sf2w",
534 "llvm.hexagon.F2.conv.sf2w.chop" => "__builtin_HEXAGON_F2_conv_sf2w_chop",
535 "llvm.hexagon.F2.conv.ud2df" => "__builtin_HEXAGON_F2_conv_ud2df",
536 "llvm.hexagon.F2.conv.ud2sf" => "__builtin_HEXAGON_F2_conv_ud2sf",
537 "llvm.hexagon.F2.conv.uw2df" => "__builtin_HEXAGON_F2_conv_uw2df",
538 "llvm.hexagon.F2.conv.uw2sf" => "__builtin_HEXAGON_F2_conv_uw2sf",
539 "llvm.hexagon.F2.conv.w2df" => "__builtin_HEXAGON_F2_conv_w2df",
540 "llvm.hexagon.F2.conv.w2sf" => "__builtin_HEXAGON_F2_conv_w2sf",
541 "llvm.hexagon.F2.dfadd" => "__builtin_HEXAGON_F2_dfadd",
542 "llvm.hexagon.F2.dfclass" => "__builtin_HEXAGON_F2_dfclass",
543 "llvm.hexagon.F2.dfcmpeq" => "__builtin_HEXAGON_F2_dfcmpeq",
544 "llvm.hexagon.F2.dfcmpge" => "__builtin_HEXAGON_F2_dfcmpge",
545 "llvm.hexagon.F2.dfcmpgt" => "__builtin_HEXAGON_F2_dfcmpgt",
546 "llvm.hexagon.F2.dfcmpuo" => "__builtin_HEXAGON_F2_dfcmpuo",
547 "llvm.hexagon.F2.dffixupd" => "__builtin_HEXAGON_F2_dffixupd",
548 "llvm.hexagon.F2.dffixupn" => "__builtin_HEXAGON_F2_dffixupn",
549 "llvm.hexagon.F2.dffixupr" => "__builtin_HEXAGON_F2_dffixupr",
550 "llvm.hexagon.F2.dffma" => "__builtin_HEXAGON_F2_dffma",
551 "llvm.hexagon.F2.dffma.lib" => "__builtin_HEXAGON_F2_dffma_lib",
552 "llvm.hexagon.F2.dffma.sc" => "__builtin_HEXAGON_F2_dffma_sc",
553 "llvm.hexagon.F2.dffms" => "__builtin_HEXAGON_F2_dffms",
554 "llvm.hexagon.F2.dffms.lib" => "__builtin_HEXAGON_F2_dffms_lib",
555 "llvm.hexagon.F2.dfimm.n" => "__builtin_HEXAGON_F2_dfimm_n",
556 "llvm.hexagon.F2.dfimm.p" => "__builtin_HEXAGON_F2_dfimm_p",
557 "llvm.hexagon.F2.dfmax" => "__builtin_HEXAGON_F2_dfmax",
558 "llvm.hexagon.F2.dfmin" => "__builtin_HEXAGON_F2_dfmin",
559 "llvm.hexagon.F2.dfmpy" => "__builtin_HEXAGON_F2_dfmpy",
560 "llvm.hexagon.F2.dfsub" => "__builtin_HEXAGON_F2_dfsub",
561 "llvm.hexagon.F2.sfadd" => "__builtin_HEXAGON_F2_sfadd",
562 "llvm.hexagon.F2.sfclass" => "__builtin_HEXAGON_F2_sfclass",
563 "llvm.hexagon.F2.sfcmpeq" => "__builtin_HEXAGON_F2_sfcmpeq",
564 "llvm.hexagon.F2.sfcmpge" => "__builtin_HEXAGON_F2_sfcmpge",
565 "llvm.hexagon.F2.sfcmpgt" => "__builtin_HEXAGON_F2_sfcmpgt",
566 "llvm.hexagon.F2.sfcmpuo" => "__builtin_HEXAGON_F2_sfcmpuo",
567 "llvm.hexagon.F2.sffixupd" => "__builtin_HEXAGON_F2_sffixupd",
568 "llvm.hexagon.F2.sffixupn" => "__builtin_HEXAGON_F2_sffixupn",
569 "llvm.hexagon.F2.sffixupr" => "__builtin_HEXAGON_F2_sffixupr",
570 "llvm.hexagon.F2.sffma" => "__builtin_HEXAGON_F2_sffma",
571 "llvm.hexagon.F2.sffma.lib" => "__builtin_HEXAGON_F2_sffma_lib",
572 "llvm.hexagon.F2.sffma.sc" => "__builtin_HEXAGON_F2_sffma_sc",
573 "llvm.hexagon.F2.sffms" => "__builtin_HEXAGON_F2_sffms",
574 "llvm.hexagon.F2.sffms.lib" => "__builtin_HEXAGON_F2_sffms_lib",
575 "llvm.hexagon.F2.sfimm.n" => "__builtin_HEXAGON_F2_sfimm_n",
576 "llvm.hexagon.F2.sfimm.p" => "__builtin_HEXAGON_F2_sfimm_p",
577 "llvm.hexagon.F2.sfmax" => "__builtin_HEXAGON_F2_sfmax",
578 "llvm.hexagon.F2.sfmin" => "__builtin_HEXAGON_F2_sfmin",
579 "llvm.hexagon.F2.sfmpy" => "__builtin_HEXAGON_F2_sfmpy",
580 "llvm.hexagon.F2.sfsub" => "__builtin_HEXAGON_F2_sfsub",
581 "llvm.hexagon.M2.acci" => "__builtin_HEXAGON_M2_acci",
582 "llvm.hexagon.M2.accii" => "__builtin_HEXAGON_M2_accii",
583 "llvm.hexagon.M2.cmaci.s0" => "__builtin_HEXAGON_M2_cmaci_s0",
584 "llvm.hexagon.M2.cmacr.s0" => "__builtin_HEXAGON_M2_cmacr_s0",
585 "llvm.hexagon.M2.cmacs.s0" => "__builtin_HEXAGON_M2_cmacs_s0",
586 "llvm.hexagon.M2.cmacs.s1" => "__builtin_HEXAGON_M2_cmacs_s1",
587 "llvm.hexagon.M2.cmacsc.s0" => "__builtin_HEXAGON_M2_cmacsc_s0",
588 "llvm.hexagon.M2.cmacsc.s1" => "__builtin_HEXAGON_M2_cmacsc_s1",
589 "llvm.hexagon.M2.cmpyi.s0" => "__builtin_HEXAGON_M2_cmpyi_s0",
590 "llvm.hexagon.M2.cmpyr.s0" => "__builtin_HEXAGON_M2_cmpyr_s0",
591 "llvm.hexagon.M2.cmpyrs.s0" => "__builtin_HEXAGON_M2_cmpyrs_s0",
592 "llvm.hexagon.M2.cmpyrs.s1" => "__builtin_HEXAGON_M2_cmpyrs_s1",
593 "llvm.hexagon.M2.cmpyrsc.s0" => "__builtin_HEXAGON_M2_cmpyrsc_s0",
594 "llvm.hexagon.M2.cmpyrsc.s1" => "__builtin_HEXAGON_M2_cmpyrsc_s1",
595 "llvm.hexagon.M2.cmpys.s0" => "__builtin_HEXAGON_M2_cmpys_s0",
596 "llvm.hexagon.M2.cmpys.s1" => "__builtin_HEXAGON_M2_cmpys_s1",
597 "llvm.hexagon.M2.cmpysc.s0" => "__builtin_HEXAGON_M2_cmpysc_s0",
598 "llvm.hexagon.M2.cmpysc.s1" => "__builtin_HEXAGON_M2_cmpysc_s1",
599 "llvm.hexagon.M2.cnacs.s0" => "__builtin_HEXAGON_M2_cnacs_s0",
600 "llvm.hexagon.M2.cnacs.s1" => "__builtin_HEXAGON_M2_cnacs_s1",
601 "llvm.hexagon.M2.cnacsc.s0" => "__builtin_HEXAGON_M2_cnacsc_s0",
602 "llvm.hexagon.M2.cnacsc.s1" => "__builtin_HEXAGON_M2_cnacsc_s1",
603 "llvm.hexagon.M2.dpmpyss.acc.s0" => "__builtin_HEXAGON_M2_dpmpyss_acc_s0",
604 "llvm.hexagon.M2.dpmpyss.nac.s0" => "__builtin_HEXAGON_M2_dpmpyss_nac_s0",
605 "llvm.hexagon.M2.dpmpyss.rnd.s0" => "__builtin_HEXAGON_M2_dpmpyss_rnd_s0",
606 "llvm.hexagon.M2.dpmpyss.s0" => "__builtin_HEXAGON_M2_dpmpyss_s0",
607 "llvm.hexagon.M2.dpmpyuu.acc.s0" => "__builtin_HEXAGON_M2_dpmpyuu_acc_s0",
608 "llvm.hexagon.M2.dpmpyuu.nac.s0" => "__builtin_HEXAGON_M2_dpmpyuu_nac_s0",
609 "llvm.hexagon.M2.dpmpyuu.s0" => "__builtin_HEXAGON_M2_dpmpyuu_s0",
610 "llvm.hexagon.M2.hmmpyh.rs1" => "__builtin_HEXAGON_M2_hmmpyh_rs1",
611 "llvm.hexagon.M2.hmmpyh.s1" => "__builtin_HEXAGON_M2_hmmpyh_s1",
612 "llvm.hexagon.M2.hmmpyl.rs1" => "__builtin_HEXAGON_M2_hmmpyl_rs1",
613 "llvm.hexagon.M2.hmmpyl.s1" => "__builtin_HEXAGON_M2_hmmpyl_s1",
614 "llvm.hexagon.M2.maci" => "__builtin_HEXAGON_M2_maci",
615 "llvm.hexagon.M2.macsin" => "__builtin_HEXAGON_M2_macsin",
616 "llvm.hexagon.M2.macsip" => "__builtin_HEXAGON_M2_macsip",
617 "llvm.hexagon.M2.mmachs.rs0" => "__builtin_HEXAGON_M2_mmachs_rs0",
618 "llvm.hexagon.M2.mmachs.rs1" => "__builtin_HEXAGON_M2_mmachs_rs1",
619 "llvm.hexagon.M2.mmachs.s0" => "__builtin_HEXAGON_M2_mmachs_s0",
620 "llvm.hexagon.M2.mmachs.s1" => "__builtin_HEXAGON_M2_mmachs_s1",
621 "llvm.hexagon.M2.mmacls.rs0" => "__builtin_HEXAGON_M2_mmacls_rs0",
622 "llvm.hexagon.M2.mmacls.rs1" => "__builtin_HEXAGON_M2_mmacls_rs1",
623 "llvm.hexagon.M2.mmacls.s0" => "__builtin_HEXAGON_M2_mmacls_s0",
624 "llvm.hexagon.M2.mmacls.s1" => "__builtin_HEXAGON_M2_mmacls_s1",
625 "llvm.hexagon.M2.mmacuhs.rs0" => "__builtin_HEXAGON_M2_mmacuhs_rs0",
626 "llvm.hexagon.M2.mmacuhs.rs1" => "__builtin_HEXAGON_M2_mmacuhs_rs1",
627 "llvm.hexagon.M2.mmacuhs.s0" => "__builtin_HEXAGON_M2_mmacuhs_s0",
628 "llvm.hexagon.M2.mmacuhs.s1" => "__builtin_HEXAGON_M2_mmacuhs_s1",
629 "llvm.hexagon.M2.mmaculs.rs0" => "__builtin_HEXAGON_M2_mmaculs_rs0",
630 "llvm.hexagon.M2.mmaculs.rs1" => "__builtin_HEXAGON_M2_mmaculs_rs1",
631 "llvm.hexagon.M2.mmaculs.s0" => "__builtin_HEXAGON_M2_mmaculs_s0",
632 "llvm.hexagon.M2.mmaculs.s1" => "__builtin_HEXAGON_M2_mmaculs_s1",
633 "llvm.hexagon.M2.mmpyh.rs0" => "__builtin_HEXAGON_M2_mmpyh_rs0",
634 "llvm.hexagon.M2.mmpyh.rs1" => "__builtin_HEXAGON_M2_mmpyh_rs1",
635 "llvm.hexagon.M2.mmpyh.s0" => "__builtin_HEXAGON_M2_mmpyh_s0",
636 "llvm.hexagon.M2.mmpyh.s1" => "__builtin_HEXAGON_M2_mmpyh_s1",
637 "llvm.hexagon.M2.mmpyl.rs0" => "__builtin_HEXAGON_M2_mmpyl_rs0",
638 "llvm.hexagon.M2.mmpyl.rs1" => "__builtin_HEXAGON_M2_mmpyl_rs1",
639 "llvm.hexagon.M2.mmpyl.s0" => "__builtin_HEXAGON_M2_mmpyl_s0",
640 "llvm.hexagon.M2.mmpyl.s1" => "__builtin_HEXAGON_M2_mmpyl_s1",
641 "llvm.hexagon.M2.mmpyuh.rs0" => "__builtin_HEXAGON_M2_mmpyuh_rs0",
642 "llvm.hexagon.M2.mmpyuh.rs1" => "__builtin_HEXAGON_M2_mmpyuh_rs1",
643 "llvm.hexagon.M2.mmpyuh.s0" => "__builtin_HEXAGON_M2_mmpyuh_s0",
644 "llvm.hexagon.M2.mmpyuh.s1" => "__builtin_HEXAGON_M2_mmpyuh_s1",
645 "llvm.hexagon.M2.mmpyul.rs0" => "__builtin_HEXAGON_M2_mmpyul_rs0",
646 "llvm.hexagon.M2.mmpyul.rs1" => "__builtin_HEXAGON_M2_mmpyul_rs1",
647 "llvm.hexagon.M2.mmpyul.s0" => "__builtin_HEXAGON_M2_mmpyul_s0",
648 "llvm.hexagon.M2.mmpyul.s1" => "__builtin_HEXAGON_M2_mmpyul_s1",
649 "llvm.hexagon.M2.mpy.acc.hh.s0" => "__builtin_HEXAGON_M2_mpy_acc_hh_s0",
650 "llvm.hexagon.M2.mpy.acc.hh.s1" => "__builtin_HEXAGON_M2_mpy_acc_hh_s1",
651 "llvm.hexagon.M2.mpy.acc.hl.s0" => "__builtin_HEXAGON_M2_mpy_acc_hl_s0",
652 "llvm.hexagon.M2.mpy.acc.hl.s1" => "__builtin_HEXAGON_M2_mpy_acc_hl_s1",
653 "llvm.hexagon.M2.mpy.acc.lh.s0" => "__builtin_HEXAGON_M2_mpy_acc_lh_s0",
654 "llvm.hexagon.M2.mpy.acc.lh.s1" => "__builtin_HEXAGON_M2_mpy_acc_lh_s1",
655 "llvm.hexagon.M2.mpy.acc.ll.s0" => "__builtin_HEXAGON_M2_mpy_acc_ll_s0",
656 "llvm.hexagon.M2.mpy.acc.ll.s1" => "__builtin_HEXAGON_M2_mpy_acc_ll_s1",
657 "llvm.hexagon.M2.mpy.acc.sat.hh.s0" => "__builtin_HEXAGON_M2_mpy_acc_sat_hh_s0",
658 "llvm.hexagon.M2.mpy.acc.sat.hh.s1" => "__builtin_HEXAGON_M2_mpy_acc_sat_hh_s1",
659 "llvm.hexagon.M2.mpy.acc.sat.hl.s0" => "__builtin_HEXAGON_M2_mpy_acc_sat_hl_s0",
660 "llvm.hexagon.M2.mpy.acc.sat.hl.s1" => "__builtin_HEXAGON_M2_mpy_acc_sat_hl_s1",
661 "llvm.hexagon.M2.mpy.acc.sat.lh.s0" => "__builtin_HEXAGON_M2_mpy_acc_sat_lh_s0",
662 "llvm.hexagon.M2.mpy.acc.sat.lh.s1" => "__builtin_HEXAGON_M2_mpy_acc_sat_lh_s1",
663 "llvm.hexagon.M2.mpy.acc.sat.ll.s0" => "__builtin_HEXAGON_M2_mpy_acc_sat_ll_s0",
664 "llvm.hexagon.M2.mpy.acc.sat.ll.s1" => "__builtin_HEXAGON_M2_mpy_acc_sat_ll_s1",
665 "llvm.hexagon.M2.mpy.hh.s0" => "__builtin_HEXAGON_M2_mpy_hh_s0",
666 "llvm.hexagon.M2.mpy.hh.s1" => "__builtin_HEXAGON_M2_mpy_hh_s1",
667 "llvm.hexagon.M2.mpy.hl.s0" => "__builtin_HEXAGON_M2_mpy_hl_s0",
668 "llvm.hexagon.M2.mpy.hl.s1" => "__builtin_HEXAGON_M2_mpy_hl_s1",
669 "llvm.hexagon.M2.mpy.lh.s0" => "__builtin_HEXAGON_M2_mpy_lh_s0",
670 "llvm.hexagon.M2.mpy.lh.s1" => "__builtin_HEXAGON_M2_mpy_lh_s1",
671 "llvm.hexagon.M2.mpy.ll.s0" => "__builtin_HEXAGON_M2_mpy_ll_s0",
672 "llvm.hexagon.M2.mpy.ll.s1" => "__builtin_HEXAGON_M2_mpy_ll_s1",
673 "llvm.hexagon.M2.mpy.nac.hh.s0" => "__builtin_HEXAGON_M2_mpy_nac_hh_s0",
674 "llvm.hexagon.M2.mpy.nac.hh.s1" => "__builtin_HEXAGON_M2_mpy_nac_hh_s1",
675 "llvm.hexagon.M2.mpy.nac.hl.s0" => "__builtin_HEXAGON_M2_mpy_nac_hl_s0",
676 "llvm.hexagon.M2.mpy.nac.hl.s1" => "__builtin_HEXAGON_M2_mpy_nac_hl_s1",
677 "llvm.hexagon.M2.mpy.nac.lh.s0" => "__builtin_HEXAGON_M2_mpy_nac_lh_s0",
678 "llvm.hexagon.M2.mpy.nac.lh.s1" => "__builtin_HEXAGON_M2_mpy_nac_lh_s1",
679 "llvm.hexagon.M2.mpy.nac.ll.s0" => "__builtin_HEXAGON_M2_mpy_nac_ll_s0",
680 "llvm.hexagon.M2.mpy.nac.ll.s1" => "__builtin_HEXAGON_M2_mpy_nac_ll_s1",
681 "llvm.hexagon.M2.mpy.nac.sat.hh.s0" => "__builtin_HEXAGON_M2_mpy_nac_sat_hh_s0",
682 "llvm.hexagon.M2.mpy.nac.sat.hh.s1" => "__builtin_HEXAGON_M2_mpy_nac_sat_hh_s1",
683 "llvm.hexagon.M2.mpy.nac.sat.hl.s0" => "__builtin_HEXAGON_M2_mpy_nac_sat_hl_s0",
684 "llvm.hexagon.M2.mpy.nac.sat.hl.s1" => "__builtin_HEXAGON_M2_mpy_nac_sat_hl_s1",
685 "llvm.hexagon.M2.mpy.nac.sat.lh.s0" => "__builtin_HEXAGON_M2_mpy_nac_sat_lh_s0",
686 "llvm.hexagon.M2.mpy.nac.sat.lh.s1" => "__builtin_HEXAGON_M2_mpy_nac_sat_lh_s1",
687 "llvm.hexagon.M2.mpy.nac.sat.ll.s0" => "__builtin_HEXAGON_M2_mpy_nac_sat_ll_s0",
688 "llvm.hexagon.M2.mpy.nac.sat.ll.s1" => "__builtin_HEXAGON_M2_mpy_nac_sat_ll_s1",
689 "llvm.hexagon.M2.mpy.rnd.hh.s0" => "__builtin_HEXAGON_M2_mpy_rnd_hh_s0",
690 "llvm.hexagon.M2.mpy.rnd.hh.s1" => "__builtin_HEXAGON_M2_mpy_rnd_hh_s1",
691 "llvm.hexagon.M2.mpy.rnd.hl.s0" => "__builtin_HEXAGON_M2_mpy_rnd_hl_s0",
692 "llvm.hexagon.M2.mpy.rnd.hl.s1" => "__builtin_HEXAGON_M2_mpy_rnd_hl_s1",
693 "llvm.hexagon.M2.mpy.rnd.lh.s0" => "__builtin_HEXAGON_M2_mpy_rnd_lh_s0",
694 "llvm.hexagon.M2.mpy.rnd.lh.s1" => "__builtin_HEXAGON_M2_mpy_rnd_lh_s1",
695 "llvm.hexagon.M2.mpy.rnd.ll.s0" => "__builtin_HEXAGON_M2_mpy_rnd_ll_s0",
696 "llvm.hexagon.M2.mpy.rnd.ll.s1" => "__builtin_HEXAGON_M2_mpy_rnd_ll_s1",
697 "llvm.hexagon.M2.mpy.sat.hh.s0" => "__builtin_HEXAGON_M2_mpy_sat_hh_s0",
698 "llvm.hexagon.M2.mpy.sat.hh.s1" => "__builtin_HEXAGON_M2_mpy_sat_hh_s1",
699 "llvm.hexagon.M2.mpy.sat.hl.s0" => "__builtin_HEXAGON_M2_mpy_sat_hl_s0",
700 "llvm.hexagon.M2.mpy.sat.hl.s1" => "__builtin_HEXAGON_M2_mpy_sat_hl_s1",
701 "llvm.hexagon.M2.mpy.sat.lh.s0" => "__builtin_HEXAGON_M2_mpy_sat_lh_s0",
702 "llvm.hexagon.M2.mpy.sat.lh.s1" => "__builtin_HEXAGON_M2_mpy_sat_lh_s1",
703 "llvm.hexagon.M2.mpy.sat.ll.s0" => "__builtin_HEXAGON_M2_mpy_sat_ll_s0",
704 "llvm.hexagon.M2.mpy.sat.ll.s1" => "__builtin_HEXAGON_M2_mpy_sat_ll_s1",
705 "llvm.hexagon.M2.mpy.sat.rnd.hh.s0" => "__builtin_HEXAGON_M2_mpy_sat_rnd_hh_s0",
706 "llvm.hexagon.M2.mpy.sat.rnd.hh.s1" => "__builtin_HEXAGON_M2_mpy_sat_rnd_hh_s1",
707 "llvm.hexagon.M2.mpy.sat.rnd.hl.s0" => "__builtin_HEXAGON_M2_mpy_sat_rnd_hl_s0",
708 "llvm.hexagon.M2.mpy.sat.rnd.hl.s1" => "__builtin_HEXAGON_M2_mpy_sat_rnd_hl_s1",
709 "llvm.hexagon.M2.mpy.sat.rnd.lh.s0" => "__builtin_HEXAGON_M2_mpy_sat_rnd_lh_s0",
710 "llvm.hexagon.M2.mpy.sat.rnd.lh.s1" => "__builtin_HEXAGON_M2_mpy_sat_rnd_lh_s1",
711 "llvm.hexagon.M2.mpy.sat.rnd.ll.s0" => "__builtin_HEXAGON_M2_mpy_sat_rnd_ll_s0",
712 "llvm.hexagon.M2.mpy.sat.rnd.ll.s1" => "__builtin_HEXAGON_M2_mpy_sat_rnd_ll_s1",
713 "llvm.hexagon.M2.mpy.up" => "__builtin_HEXAGON_M2_mpy_up",
714 "llvm.hexagon.M2.mpy.up.s1" => "__builtin_HEXAGON_M2_mpy_up_s1",
715 "llvm.hexagon.M2.mpy.up.s1.sat" => "__builtin_HEXAGON_M2_mpy_up_s1_sat",
716 "llvm.hexagon.M2.mpyd.acc.hh.s0" => "__builtin_HEXAGON_M2_mpyd_acc_hh_s0",
717 "llvm.hexagon.M2.mpyd.acc.hh.s1" => "__builtin_HEXAGON_M2_mpyd_acc_hh_s1",
718 "llvm.hexagon.M2.mpyd.acc.hl.s0" => "__builtin_HEXAGON_M2_mpyd_acc_hl_s0",
719 "llvm.hexagon.M2.mpyd.acc.hl.s1" => "__builtin_HEXAGON_M2_mpyd_acc_hl_s1",
720 "llvm.hexagon.M2.mpyd.acc.lh.s0" => "__builtin_HEXAGON_M2_mpyd_acc_lh_s0",
721 "llvm.hexagon.M2.mpyd.acc.lh.s1" => "__builtin_HEXAGON_M2_mpyd_acc_lh_s1",
722 "llvm.hexagon.M2.mpyd.acc.ll.s0" => "__builtin_HEXAGON_M2_mpyd_acc_ll_s0",
723 "llvm.hexagon.M2.mpyd.acc.ll.s1" => "__builtin_HEXAGON_M2_mpyd_acc_ll_s1",
724 "llvm.hexagon.M2.mpyd.hh.s0" => "__builtin_HEXAGON_M2_mpyd_hh_s0",
725 "llvm.hexagon.M2.mpyd.hh.s1" => "__builtin_HEXAGON_M2_mpyd_hh_s1",
726 "llvm.hexagon.M2.mpyd.hl.s0" => "__builtin_HEXAGON_M2_mpyd_hl_s0",
727 "llvm.hexagon.M2.mpyd.hl.s1" => "__builtin_HEXAGON_M2_mpyd_hl_s1",
728 "llvm.hexagon.M2.mpyd.lh.s0" => "__builtin_HEXAGON_M2_mpyd_lh_s0",
729 "llvm.hexagon.M2.mpyd.lh.s1" => "__builtin_HEXAGON_M2_mpyd_lh_s1",
730 "llvm.hexagon.M2.mpyd.ll.s0" => "__builtin_HEXAGON_M2_mpyd_ll_s0",
731 "llvm.hexagon.M2.mpyd.ll.s1" => "__builtin_HEXAGON_M2_mpyd_ll_s1",
732 "llvm.hexagon.M2.mpyd.nac.hh.s0" => "__builtin_HEXAGON_M2_mpyd_nac_hh_s0",
733 "llvm.hexagon.M2.mpyd.nac.hh.s1" => "__builtin_HEXAGON_M2_mpyd_nac_hh_s1",
734 "llvm.hexagon.M2.mpyd.nac.hl.s0" => "__builtin_HEXAGON_M2_mpyd_nac_hl_s0",
735 "llvm.hexagon.M2.mpyd.nac.hl.s1" => "__builtin_HEXAGON_M2_mpyd_nac_hl_s1",
736 "llvm.hexagon.M2.mpyd.nac.lh.s0" => "__builtin_HEXAGON_M2_mpyd_nac_lh_s0",
737 "llvm.hexagon.M2.mpyd.nac.lh.s1" => "__builtin_HEXAGON_M2_mpyd_nac_lh_s1",
738 "llvm.hexagon.M2.mpyd.nac.ll.s0" => "__builtin_HEXAGON_M2_mpyd_nac_ll_s0",
739 "llvm.hexagon.M2.mpyd.nac.ll.s1" => "__builtin_HEXAGON_M2_mpyd_nac_ll_s1",
740 "llvm.hexagon.M2.mpyd.rnd.hh.s0" => "__builtin_HEXAGON_M2_mpyd_rnd_hh_s0",
741 "llvm.hexagon.M2.mpyd.rnd.hh.s1" => "__builtin_HEXAGON_M2_mpyd_rnd_hh_s1",
742 "llvm.hexagon.M2.mpyd.rnd.hl.s0" => "__builtin_HEXAGON_M2_mpyd_rnd_hl_s0",
743 "llvm.hexagon.M2.mpyd.rnd.hl.s1" => "__builtin_HEXAGON_M2_mpyd_rnd_hl_s1",
744 "llvm.hexagon.M2.mpyd.rnd.lh.s0" => "__builtin_HEXAGON_M2_mpyd_rnd_lh_s0",
745 "llvm.hexagon.M2.mpyd.rnd.lh.s1" => "__builtin_HEXAGON_M2_mpyd_rnd_lh_s1",
746 "llvm.hexagon.M2.mpyd.rnd.ll.s0" => "__builtin_HEXAGON_M2_mpyd_rnd_ll_s0",
747 "llvm.hexagon.M2.mpyd.rnd.ll.s1" => "__builtin_HEXAGON_M2_mpyd_rnd_ll_s1",
748 "llvm.hexagon.M2.mpyi" => "__builtin_HEXAGON_M2_mpyi",
749 "llvm.hexagon.M2.mpysmi" => "__builtin_HEXAGON_M2_mpysmi",
750 "llvm.hexagon.M2.mpysu.up" => "__builtin_HEXAGON_M2_mpysu_up",
751 "llvm.hexagon.M2.mpyu.acc.hh.s0" => "__builtin_HEXAGON_M2_mpyu_acc_hh_s0",
752 "llvm.hexagon.M2.mpyu.acc.hh.s1" => "__builtin_HEXAGON_M2_mpyu_acc_hh_s1",
753 "llvm.hexagon.M2.mpyu.acc.hl.s0" => "__builtin_HEXAGON_M2_mpyu_acc_hl_s0",
754 "llvm.hexagon.M2.mpyu.acc.hl.s1" => "__builtin_HEXAGON_M2_mpyu_acc_hl_s1",
755 "llvm.hexagon.M2.mpyu.acc.lh.s0" => "__builtin_HEXAGON_M2_mpyu_acc_lh_s0",
756 "llvm.hexagon.M2.mpyu.acc.lh.s1" => "__builtin_HEXAGON_M2_mpyu_acc_lh_s1",
757 "llvm.hexagon.M2.mpyu.acc.ll.s0" => "__builtin_HEXAGON_M2_mpyu_acc_ll_s0",
758 "llvm.hexagon.M2.mpyu.acc.ll.s1" => "__builtin_HEXAGON_M2_mpyu_acc_ll_s1",
759 "llvm.hexagon.M2.mpyu.hh.s0" => "__builtin_HEXAGON_M2_mpyu_hh_s0",
760 "llvm.hexagon.M2.mpyu.hh.s1" => "__builtin_HEXAGON_M2_mpyu_hh_s1",
761 "llvm.hexagon.M2.mpyu.hl.s0" => "__builtin_HEXAGON_M2_mpyu_hl_s0",
762 "llvm.hexagon.M2.mpyu.hl.s1" => "__builtin_HEXAGON_M2_mpyu_hl_s1",
763 "llvm.hexagon.M2.mpyu.lh.s0" => "__builtin_HEXAGON_M2_mpyu_lh_s0",
764 "llvm.hexagon.M2.mpyu.lh.s1" => "__builtin_HEXAGON_M2_mpyu_lh_s1",
765 "llvm.hexagon.M2.mpyu.ll.s0" => "__builtin_HEXAGON_M2_mpyu_ll_s0",
766 "llvm.hexagon.M2.mpyu.ll.s1" => "__builtin_HEXAGON_M2_mpyu_ll_s1",
767 "llvm.hexagon.M2.mpyu.nac.hh.s0" => "__builtin_HEXAGON_M2_mpyu_nac_hh_s0",
768 "llvm.hexagon.M2.mpyu.nac.hh.s1" => "__builtin_HEXAGON_M2_mpyu_nac_hh_s1",
769 "llvm.hexagon.M2.mpyu.nac.hl.s0" => "__builtin_HEXAGON_M2_mpyu_nac_hl_s0",
770 "llvm.hexagon.M2.mpyu.nac.hl.s1" => "__builtin_HEXAGON_M2_mpyu_nac_hl_s1",
771 "llvm.hexagon.M2.mpyu.nac.lh.s0" => "__builtin_HEXAGON_M2_mpyu_nac_lh_s0",
772 "llvm.hexagon.M2.mpyu.nac.lh.s1" => "__builtin_HEXAGON_M2_mpyu_nac_lh_s1",
773 "llvm.hexagon.M2.mpyu.nac.ll.s0" => "__builtin_HEXAGON_M2_mpyu_nac_ll_s0",
774 "llvm.hexagon.M2.mpyu.nac.ll.s1" => "__builtin_HEXAGON_M2_mpyu_nac_ll_s1",
775 "llvm.hexagon.M2.mpyu.up" => "__builtin_HEXAGON_M2_mpyu_up",
776 "llvm.hexagon.M2.mpyud.acc.hh.s0" => "__builtin_HEXAGON_M2_mpyud_acc_hh_s0",
777 "llvm.hexagon.M2.mpyud.acc.hh.s1" => "__builtin_HEXAGON_M2_mpyud_acc_hh_s1",
778 "llvm.hexagon.M2.mpyud.acc.hl.s0" => "__builtin_HEXAGON_M2_mpyud_acc_hl_s0",
779 "llvm.hexagon.M2.mpyud.acc.hl.s1" => "__builtin_HEXAGON_M2_mpyud_acc_hl_s1",
780 "llvm.hexagon.M2.mpyud.acc.lh.s0" => "__builtin_HEXAGON_M2_mpyud_acc_lh_s0",
781 "llvm.hexagon.M2.mpyud.acc.lh.s1" => "__builtin_HEXAGON_M2_mpyud_acc_lh_s1",
782 "llvm.hexagon.M2.mpyud.acc.ll.s0" => "__builtin_HEXAGON_M2_mpyud_acc_ll_s0",
783 "llvm.hexagon.M2.mpyud.acc.ll.s1" => "__builtin_HEXAGON_M2_mpyud_acc_ll_s1",
784 "llvm.hexagon.M2.mpyud.hh.s0" => "__builtin_HEXAGON_M2_mpyud_hh_s0",
785 "llvm.hexagon.M2.mpyud.hh.s1" => "__builtin_HEXAGON_M2_mpyud_hh_s1",
786 "llvm.hexagon.M2.mpyud.hl.s0" => "__builtin_HEXAGON_M2_mpyud_hl_s0",
787 "llvm.hexagon.M2.mpyud.hl.s1" => "__builtin_HEXAGON_M2_mpyud_hl_s1",
788 "llvm.hexagon.M2.mpyud.lh.s0" => "__builtin_HEXAGON_M2_mpyud_lh_s0",
789 "llvm.hexagon.M2.mpyud.lh.s1" => "__builtin_HEXAGON_M2_mpyud_lh_s1",
790 "llvm.hexagon.M2.mpyud.ll.s0" => "__builtin_HEXAGON_M2_mpyud_ll_s0",
791 "llvm.hexagon.M2.mpyud.ll.s1" => "__builtin_HEXAGON_M2_mpyud_ll_s1",
792 "llvm.hexagon.M2.mpyud.nac.hh.s0" => "__builtin_HEXAGON_M2_mpyud_nac_hh_s0",
793 "llvm.hexagon.M2.mpyud.nac.hh.s1" => "__builtin_HEXAGON_M2_mpyud_nac_hh_s1",
794 "llvm.hexagon.M2.mpyud.nac.hl.s0" => "__builtin_HEXAGON_M2_mpyud_nac_hl_s0",
795 "llvm.hexagon.M2.mpyud.nac.hl.s1" => "__builtin_HEXAGON_M2_mpyud_nac_hl_s1",
796 "llvm.hexagon.M2.mpyud.nac.lh.s0" => "__builtin_HEXAGON_M2_mpyud_nac_lh_s0",
797 "llvm.hexagon.M2.mpyud.nac.lh.s1" => "__builtin_HEXAGON_M2_mpyud_nac_lh_s1",
798 "llvm.hexagon.M2.mpyud.nac.ll.s0" => "__builtin_HEXAGON_M2_mpyud_nac_ll_s0",
799 "llvm.hexagon.M2.mpyud.nac.ll.s1" => "__builtin_HEXAGON_M2_mpyud_nac_ll_s1",
800 "llvm.hexagon.M2.mpyui" => "__builtin_HEXAGON_M2_mpyui",
801 "llvm.hexagon.M2.nacci" => "__builtin_HEXAGON_M2_nacci",
802 "llvm.hexagon.M2.naccii" => "__builtin_HEXAGON_M2_naccii",
803 "llvm.hexagon.M2.subacc" => "__builtin_HEXAGON_M2_subacc",
804 "llvm.hexagon.M2.vabsdiffh" => "__builtin_HEXAGON_M2_vabsdiffh",
805 "llvm.hexagon.M2.vabsdiffw" => "__builtin_HEXAGON_M2_vabsdiffw",
806 "llvm.hexagon.M2.vcmac.s0.sat.i" => "__builtin_HEXAGON_M2_vcmac_s0_sat_i",
807 "llvm.hexagon.M2.vcmac.s0.sat.r" => "__builtin_HEXAGON_M2_vcmac_s0_sat_r",
808 "llvm.hexagon.M2.vcmpy.s0.sat.i" => "__builtin_HEXAGON_M2_vcmpy_s0_sat_i",
809 "llvm.hexagon.M2.vcmpy.s0.sat.r" => "__builtin_HEXAGON_M2_vcmpy_s0_sat_r",
810 "llvm.hexagon.M2.vcmpy.s1.sat.i" => "__builtin_HEXAGON_M2_vcmpy_s1_sat_i",
811 "llvm.hexagon.M2.vcmpy.s1.sat.r" => "__builtin_HEXAGON_M2_vcmpy_s1_sat_r",
812 "llvm.hexagon.M2.vdmacs.s0" => "__builtin_HEXAGON_M2_vdmacs_s0",
813 "llvm.hexagon.M2.vdmacs.s1" => "__builtin_HEXAGON_M2_vdmacs_s1",
814 "llvm.hexagon.M2.vdmpyrs.s0" => "__builtin_HEXAGON_M2_vdmpyrs_s0",
815 "llvm.hexagon.M2.vdmpyrs.s1" => "__builtin_HEXAGON_M2_vdmpyrs_s1",
816 "llvm.hexagon.M2.vdmpys.s0" => "__builtin_HEXAGON_M2_vdmpys_s0",
817 "llvm.hexagon.M2.vdmpys.s1" => "__builtin_HEXAGON_M2_vdmpys_s1",
818 "llvm.hexagon.M2.vmac2" => "__builtin_HEXAGON_M2_vmac2",
819 "llvm.hexagon.M2.vmac2es" => "__builtin_HEXAGON_M2_vmac2es",
820 "llvm.hexagon.M2.vmac2es.s0" => "__builtin_HEXAGON_M2_vmac2es_s0",
821 "llvm.hexagon.M2.vmac2es.s1" => "__builtin_HEXAGON_M2_vmac2es_s1",
822 "llvm.hexagon.M2.vmac2s.s0" => "__builtin_HEXAGON_M2_vmac2s_s0",
823 "llvm.hexagon.M2.vmac2s.s1" => "__builtin_HEXAGON_M2_vmac2s_s1",
824 "llvm.hexagon.M2.vmac2su.s0" => "__builtin_HEXAGON_M2_vmac2su_s0",
825 "llvm.hexagon.M2.vmac2su.s1" => "__builtin_HEXAGON_M2_vmac2su_s1",
826 "llvm.hexagon.M2.vmpy2es.s0" => "__builtin_HEXAGON_M2_vmpy2es_s0",
827 "llvm.hexagon.M2.vmpy2es.s1" => "__builtin_HEXAGON_M2_vmpy2es_s1",
828 "llvm.hexagon.M2.vmpy2s.s0" => "__builtin_HEXAGON_M2_vmpy2s_s0",
829 "llvm.hexagon.M2.vmpy2s.s0pack" => "__builtin_HEXAGON_M2_vmpy2s_s0pack",
830 "llvm.hexagon.M2.vmpy2s.s1" => "__builtin_HEXAGON_M2_vmpy2s_s1",
831 "llvm.hexagon.M2.vmpy2s.s1pack" => "__builtin_HEXAGON_M2_vmpy2s_s1pack",
832 "llvm.hexagon.M2.vmpy2su.s0" => "__builtin_HEXAGON_M2_vmpy2su_s0",
833 "llvm.hexagon.M2.vmpy2su.s1" => "__builtin_HEXAGON_M2_vmpy2su_s1",
834 "llvm.hexagon.M2.vraddh" => "__builtin_HEXAGON_M2_vraddh",
835 "llvm.hexagon.M2.vradduh" => "__builtin_HEXAGON_M2_vradduh",
836 "llvm.hexagon.M2.vrcmaci.s0" => "__builtin_HEXAGON_M2_vrcmaci_s0",
837 "llvm.hexagon.M2.vrcmaci.s0c" => "__builtin_HEXAGON_M2_vrcmaci_s0c",
838 "llvm.hexagon.M2.vrcmacr.s0" => "__builtin_HEXAGON_M2_vrcmacr_s0",
839 "llvm.hexagon.M2.vrcmacr.s0c" => "__builtin_HEXAGON_M2_vrcmacr_s0c",
840 "llvm.hexagon.M2.vrcmpyi.s0" => "__builtin_HEXAGON_M2_vrcmpyi_s0",
841 "llvm.hexagon.M2.vrcmpyi.s0c" => "__builtin_HEXAGON_M2_vrcmpyi_s0c",
842 "llvm.hexagon.M2.vrcmpyr.s0" => "__builtin_HEXAGON_M2_vrcmpyr_s0",
843 "llvm.hexagon.M2.vrcmpyr.s0c" => "__builtin_HEXAGON_M2_vrcmpyr_s0c",
844 "llvm.hexagon.M2.vrcmpys.acc.s1" => "__builtin_HEXAGON_M2_vrcmpys_acc_s1",
845 "llvm.hexagon.M2.vrcmpys.s1" => "__builtin_HEXAGON_M2_vrcmpys_s1",
846 "llvm.hexagon.M2.vrcmpys.s1rp" => "__builtin_HEXAGON_M2_vrcmpys_s1rp",
847 "llvm.hexagon.M2.vrmac.s0" => "__builtin_HEXAGON_M2_vrmac_s0",
848 "llvm.hexagon.M2.vrmpy.s0" => "__builtin_HEXAGON_M2_vrmpy_s0",
849 "llvm.hexagon.M2.xor.xacc" => "__builtin_HEXAGON_M2_xor_xacc",
850 "llvm.hexagon.M4.and.and" => "__builtin_HEXAGON_M4_and_and",
851 "llvm.hexagon.M4.and.andn" => "__builtin_HEXAGON_M4_and_andn",
852 "llvm.hexagon.M4.and.or" => "__builtin_HEXAGON_M4_and_or",
853 "llvm.hexagon.M4.and.xor" => "__builtin_HEXAGON_M4_and_xor",
854 "llvm.hexagon.M4.cmpyi.wh" => "__builtin_HEXAGON_M4_cmpyi_wh",
855 "llvm.hexagon.M4.cmpyi.whc" => "__builtin_HEXAGON_M4_cmpyi_whc",
856 "llvm.hexagon.M4.cmpyr.wh" => "__builtin_HEXAGON_M4_cmpyr_wh",
857 "llvm.hexagon.M4.cmpyr.whc" => "__builtin_HEXAGON_M4_cmpyr_whc",
858 "llvm.hexagon.M4.mac.up.s1.sat" => "__builtin_HEXAGON_M4_mac_up_s1_sat",
859 "llvm.hexagon.M4.mpyri.addi" => "__builtin_HEXAGON_M4_mpyri_addi",
860 "llvm.hexagon.M4.mpyri.addr" => "__builtin_HEXAGON_M4_mpyri_addr",
861 "llvm.hexagon.M4.mpyri.addr.u2" => "__builtin_HEXAGON_M4_mpyri_addr_u2",
862 "llvm.hexagon.M4.mpyrr.addi" => "__builtin_HEXAGON_M4_mpyrr_addi",
863 "llvm.hexagon.M4.mpyrr.addr" => "__builtin_HEXAGON_M4_mpyrr_addr",
864 "llvm.hexagon.M4.nac.up.s1.sat" => "__builtin_HEXAGON_M4_nac_up_s1_sat",
865 "llvm.hexagon.M4.or.and" => "__builtin_HEXAGON_M4_or_and",
866 "llvm.hexagon.M4.or.andn" => "__builtin_HEXAGON_M4_or_andn",
867 "llvm.hexagon.M4.or.or" => "__builtin_HEXAGON_M4_or_or",
868 "llvm.hexagon.M4.or.xor" => "__builtin_HEXAGON_M4_or_xor",
869 "llvm.hexagon.M4.pmpyw" => "__builtin_HEXAGON_M4_pmpyw",
870 "llvm.hexagon.M4.pmpyw.acc" => "__builtin_HEXAGON_M4_pmpyw_acc",
871 "llvm.hexagon.M4.vpmpyh" => "__builtin_HEXAGON_M4_vpmpyh",
872 "llvm.hexagon.M4.vpmpyh.acc" => "__builtin_HEXAGON_M4_vpmpyh_acc",
873 "llvm.hexagon.M4.vrmpyeh.acc.s0" => "__builtin_HEXAGON_M4_vrmpyeh_acc_s0",
874 "llvm.hexagon.M4.vrmpyeh.acc.s1" => "__builtin_HEXAGON_M4_vrmpyeh_acc_s1",
875 "llvm.hexagon.M4.vrmpyeh.s0" => "__builtin_HEXAGON_M4_vrmpyeh_s0",
876 "llvm.hexagon.M4.vrmpyeh.s1" => "__builtin_HEXAGON_M4_vrmpyeh_s1",
877 "llvm.hexagon.M4.vrmpyoh.acc.s0" => "__builtin_HEXAGON_M4_vrmpyoh_acc_s0",
878 "llvm.hexagon.M4.vrmpyoh.acc.s1" => "__builtin_HEXAGON_M4_vrmpyoh_acc_s1",
879 "llvm.hexagon.M4.vrmpyoh.s0" => "__builtin_HEXAGON_M4_vrmpyoh_s0",
880 "llvm.hexagon.M4.vrmpyoh.s1" => "__builtin_HEXAGON_M4_vrmpyoh_s1",
881 "llvm.hexagon.M4.xor.and" => "__builtin_HEXAGON_M4_xor_and",
882 "llvm.hexagon.M4.xor.andn" => "__builtin_HEXAGON_M4_xor_andn",
883 "llvm.hexagon.M4.xor.or" => "__builtin_HEXAGON_M4_xor_or",
884 "llvm.hexagon.M4.xor.xacc" => "__builtin_HEXAGON_M4_xor_xacc",
885 "llvm.hexagon.M5.vdmacbsu" => "__builtin_HEXAGON_M5_vdmacbsu",
886 "llvm.hexagon.M5.vdmpybsu" => "__builtin_HEXAGON_M5_vdmpybsu",
887 "llvm.hexagon.M5.vmacbsu" => "__builtin_HEXAGON_M5_vmacbsu",
888 "llvm.hexagon.M5.vmacbuu" => "__builtin_HEXAGON_M5_vmacbuu",
889 "llvm.hexagon.M5.vmpybsu" => "__builtin_HEXAGON_M5_vmpybsu",
890 "llvm.hexagon.M5.vmpybuu" => "__builtin_HEXAGON_M5_vmpybuu",
891 "llvm.hexagon.M5.vrmacbsu" => "__builtin_HEXAGON_M5_vrmacbsu",
892 "llvm.hexagon.M5.vrmacbuu" => "__builtin_HEXAGON_M5_vrmacbuu",
893 "llvm.hexagon.M5.vrmpybsu" => "__builtin_HEXAGON_M5_vrmpybsu",
894 "llvm.hexagon.M5.vrmpybuu" => "__builtin_HEXAGON_M5_vrmpybuu",
895 "llvm.hexagon.M6.vabsdiffb" => "__builtin_HEXAGON_M6_vabsdiffb",
896 "llvm.hexagon.M6.vabsdiffub" => "__builtin_HEXAGON_M6_vabsdiffub",
897 "llvm.hexagon.S2.addasl.rrri" => "__builtin_HEXAGON_S2_addasl_rrri",
898 "llvm.hexagon.S2.asl.i.p" => "__builtin_HEXAGON_S2_asl_i_p",
899 "llvm.hexagon.S2.asl.i.p.acc" => "__builtin_HEXAGON_S2_asl_i_p_acc",
900 "llvm.hexagon.S2.asl.i.p.and" => "__builtin_HEXAGON_S2_asl_i_p_and",
901 "llvm.hexagon.S2.asl.i.p.nac" => "__builtin_HEXAGON_S2_asl_i_p_nac",
902 "llvm.hexagon.S2.asl.i.p.or" => "__builtin_HEXAGON_S2_asl_i_p_or",
903 "llvm.hexagon.S2.asl.i.p.xacc" => "__builtin_HEXAGON_S2_asl_i_p_xacc",
904 "llvm.hexagon.S2.asl.i.r" => "__builtin_HEXAGON_S2_asl_i_r",
905 "llvm.hexagon.S2.asl.i.r.acc" => "__builtin_HEXAGON_S2_asl_i_r_acc",
906 "llvm.hexagon.S2.asl.i.r.and" => "__builtin_HEXAGON_S2_asl_i_r_and",
907 "llvm.hexagon.S2.asl.i.r.nac" => "__builtin_HEXAGON_S2_asl_i_r_nac",
908 "llvm.hexagon.S2.asl.i.r.or" => "__builtin_HEXAGON_S2_asl_i_r_or",
909 "llvm.hexagon.S2.asl.i.r.sat" => "__builtin_HEXAGON_S2_asl_i_r_sat",
910 "llvm.hexagon.S2.asl.i.r.xacc" => "__builtin_HEXAGON_S2_asl_i_r_xacc",
911 "llvm.hexagon.S2.asl.i.vh" => "__builtin_HEXAGON_S2_asl_i_vh",
912 "llvm.hexagon.S2.asl.i.vw" => "__builtin_HEXAGON_S2_asl_i_vw",
913 "llvm.hexagon.S2.asl.r.p" => "__builtin_HEXAGON_S2_asl_r_p",
914 "llvm.hexagon.S2.asl.r.p.acc" => "__builtin_HEXAGON_S2_asl_r_p_acc",
915 "llvm.hexagon.S2.asl.r.p.and" => "__builtin_HEXAGON_S2_asl_r_p_and",
916 "llvm.hexagon.S2.asl.r.p.nac" => "__builtin_HEXAGON_S2_asl_r_p_nac",
917 "llvm.hexagon.S2.asl.r.p.or" => "__builtin_HEXAGON_S2_asl_r_p_or",
918 "llvm.hexagon.S2.asl.r.p.xor" => "__builtin_HEXAGON_S2_asl_r_p_xor",
919 "llvm.hexagon.S2.asl.r.r" => "__builtin_HEXAGON_S2_asl_r_r",
920 "llvm.hexagon.S2.asl.r.r.acc" => "__builtin_HEXAGON_S2_asl_r_r_acc",
921 "llvm.hexagon.S2.asl.r.r.and" => "__builtin_HEXAGON_S2_asl_r_r_and",
922 "llvm.hexagon.S2.asl.r.r.nac" => "__builtin_HEXAGON_S2_asl_r_r_nac",
923 "llvm.hexagon.S2.asl.r.r.or" => "__builtin_HEXAGON_S2_asl_r_r_or",
924 "llvm.hexagon.S2.asl.r.r.sat" => "__builtin_HEXAGON_S2_asl_r_r_sat",
925 "llvm.hexagon.S2.asl.r.vh" => "__builtin_HEXAGON_S2_asl_r_vh",
926 "llvm.hexagon.S2.asl.r.vw" => "__builtin_HEXAGON_S2_asl_r_vw",
927 "llvm.hexagon.S2.asr.i.p" => "__builtin_HEXAGON_S2_asr_i_p",
928 "llvm.hexagon.S2.asr.i.p.acc" => "__builtin_HEXAGON_S2_asr_i_p_acc",
929 "llvm.hexagon.S2.asr.i.p.and" => "__builtin_HEXAGON_S2_asr_i_p_and",
930 "llvm.hexagon.S2.asr.i.p.nac" => "__builtin_HEXAGON_S2_asr_i_p_nac",
931 "llvm.hexagon.S2.asr.i.p.or" => "__builtin_HEXAGON_S2_asr_i_p_or",
932 "llvm.hexagon.S2.asr.i.p.rnd" => "__builtin_HEXAGON_S2_asr_i_p_rnd",
933 "llvm.hexagon.S2.asr.i.p.rnd.goodsyntax" => "__builtin_HEXAGON_S2_asr_i_p_rnd_goodsyntax",
934 "llvm.hexagon.S2.asr.i.r" => "__builtin_HEXAGON_S2_asr_i_r",
935 "llvm.hexagon.S2.asr.i.r.acc" => "__builtin_HEXAGON_S2_asr_i_r_acc",
936 "llvm.hexagon.S2.asr.i.r.and" => "__builtin_HEXAGON_S2_asr_i_r_and",
937 "llvm.hexagon.S2.asr.i.r.nac" => "__builtin_HEXAGON_S2_asr_i_r_nac",
938 "llvm.hexagon.S2.asr.i.r.or" => "__builtin_HEXAGON_S2_asr_i_r_or",
939 "llvm.hexagon.S2.asr.i.r.rnd" => "__builtin_HEXAGON_S2_asr_i_r_rnd",
940 "llvm.hexagon.S2.asr.i.r.rnd.goodsyntax" => "__builtin_HEXAGON_S2_asr_i_r_rnd_goodsyntax",
941 "llvm.hexagon.S2.asr.i.svw.trun" => "__builtin_HEXAGON_S2_asr_i_svw_trun",
942 "llvm.hexagon.S2.asr.i.vh" => "__builtin_HEXAGON_S2_asr_i_vh",
943 "llvm.hexagon.S2.asr.i.vw" => "__builtin_HEXAGON_S2_asr_i_vw",
944 "llvm.hexagon.S2.asr.r.p" => "__builtin_HEXAGON_S2_asr_r_p",
945 "llvm.hexagon.S2.asr.r.p.acc" => "__builtin_HEXAGON_S2_asr_r_p_acc",
946 "llvm.hexagon.S2.asr.r.p.and" => "__builtin_HEXAGON_S2_asr_r_p_and",
947 "llvm.hexagon.S2.asr.r.p.nac" => "__builtin_HEXAGON_S2_asr_r_p_nac",
948 "llvm.hexagon.S2.asr.r.p.or" => "__builtin_HEXAGON_S2_asr_r_p_or",
949 "llvm.hexagon.S2.asr.r.p.xor" => "__builtin_HEXAGON_S2_asr_r_p_xor",
950 "llvm.hexagon.S2.asr.r.r" => "__builtin_HEXAGON_S2_asr_r_r",
951 "llvm.hexagon.S2.asr.r.r.acc" => "__builtin_HEXAGON_S2_asr_r_r_acc",
952 "llvm.hexagon.S2.asr.r.r.and" => "__builtin_HEXAGON_S2_asr_r_r_and",
953 "llvm.hexagon.S2.asr.r.r.nac" => "__builtin_HEXAGON_S2_asr_r_r_nac",
954 "llvm.hexagon.S2.asr.r.r.or" => "__builtin_HEXAGON_S2_asr_r_r_or",
955 "llvm.hexagon.S2.asr.r.r.sat" => "__builtin_HEXAGON_S2_asr_r_r_sat",
956 "llvm.hexagon.S2.asr.r.svw.trun" => "__builtin_HEXAGON_S2_asr_r_svw_trun",
957 "llvm.hexagon.S2.asr.r.vh" => "__builtin_HEXAGON_S2_asr_r_vh",
958 "llvm.hexagon.S2.asr.r.vw" => "__builtin_HEXAGON_S2_asr_r_vw",
959 "llvm.hexagon.S2.brev" => "__builtin_HEXAGON_S2_brev",
960 "llvm.hexagon.S2.brevp" => "__builtin_HEXAGON_S2_brevp",
961 "llvm.hexagon.S2.cabacencbin" => "__builtin_HEXAGON_S2_cabacencbin",
962 "llvm.hexagon.S2.cl0" => "__builtin_HEXAGON_S2_cl0",
963 "llvm.hexagon.S2.cl0p" => "__builtin_HEXAGON_S2_cl0p",
964 "llvm.hexagon.S2.cl1" => "__builtin_HEXAGON_S2_cl1",
965 "llvm.hexagon.S2.cl1p" => "__builtin_HEXAGON_S2_cl1p",
966 "llvm.hexagon.S2.clb" => "__builtin_HEXAGON_S2_clb",
967 "llvm.hexagon.S2.clbnorm" => "__builtin_HEXAGON_S2_clbnorm",
968 "llvm.hexagon.S2.clbp" => "__builtin_HEXAGON_S2_clbp",
969 "llvm.hexagon.S2.clrbit.i" => "__builtin_HEXAGON_S2_clrbit_i",
970 "llvm.hexagon.S2.clrbit.r" => "__builtin_HEXAGON_S2_clrbit_r",
971 "llvm.hexagon.S2.ct0" => "__builtin_HEXAGON_S2_ct0",
972 "llvm.hexagon.S2.ct0p" => "__builtin_HEXAGON_S2_ct0p",
973 "llvm.hexagon.S2.ct1" => "__builtin_HEXAGON_S2_ct1",
974 "llvm.hexagon.S2.ct1p" => "__builtin_HEXAGON_S2_ct1p",
975 "llvm.hexagon.S2.deinterleave" => "__builtin_HEXAGON_S2_deinterleave",
976 "llvm.hexagon.S2.extractu" => "__builtin_HEXAGON_S2_extractu",
977 "llvm.hexagon.S2.extractu.rp" => "__builtin_HEXAGON_S2_extractu_rp",
978 "llvm.hexagon.S2.extractup" => "__builtin_HEXAGON_S2_extractup",
979 "llvm.hexagon.S2.extractup.rp" => "__builtin_HEXAGON_S2_extractup_rp",
980 "llvm.hexagon.S2.insert" => "__builtin_HEXAGON_S2_insert",
981 "llvm.hexagon.S2.insert.rp" => "__builtin_HEXAGON_S2_insert_rp",
982 "llvm.hexagon.S2.insertp" => "__builtin_HEXAGON_S2_insertp",
983 "llvm.hexagon.S2.insertp.rp" => "__builtin_HEXAGON_S2_insertp_rp",
984 "llvm.hexagon.S2.interleave" => "__builtin_HEXAGON_S2_interleave",
985 "llvm.hexagon.S2.lfsp" => "__builtin_HEXAGON_S2_lfsp",
986 "llvm.hexagon.S2.lsl.r.p" => "__builtin_HEXAGON_S2_lsl_r_p",
987 "llvm.hexagon.S2.lsl.r.p.acc" => "__builtin_HEXAGON_S2_lsl_r_p_acc",
988 "llvm.hexagon.S2.lsl.r.p.and" => "__builtin_HEXAGON_S2_lsl_r_p_and",
989 "llvm.hexagon.S2.lsl.r.p.nac" => "__builtin_HEXAGON_S2_lsl_r_p_nac",
990 "llvm.hexagon.S2.lsl.r.p.or" => "__builtin_HEXAGON_S2_lsl_r_p_or",
991 "llvm.hexagon.S2.lsl.r.p.xor" => "__builtin_HEXAGON_S2_lsl_r_p_xor",
992 "llvm.hexagon.S2.lsl.r.r" => "__builtin_HEXAGON_S2_lsl_r_r",
993 "llvm.hexagon.S2.lsl.r.r.acc" => "__builtin_HEXAGON_S2_lsl_r_r_acc",
994 "llvm.hexagon.S2.lsl.r.r.and" => "__builtin_HEXAGON_S2_lsl_r_r_and",
995 "llvm.hexagon.S2.lsl.r.r.nac" => "__builtin_HEXAGON_S2_lsl_r_r_nac",
996 "llvm.hexagon.S2.lsl.r.r.or" => "__builtin_HEXAGON_S2_lsl_r_r_or",
997 "llvm.hexagon.S2.lsl.r.vh" => "__builtin_HEXAGON_S2_lsl_r_vh",
998 "llvm.hexagon.S2.lsl.r.vw" => "__builtin_HEXAGON_S2_lsl_r_vw",
999 "llvm.hexagon.S2.lsr.i.p" => "__builtin_HEXAGON_S2_lsr_i_p",
1000 "llvm.hexagon.S2.lsr.i.p.acc" => "__builtin_HEXAGON_S2_lsr_i_p_acc",
1001 "llvm.hexagon.S2.lsr.i.p.and" => "__builtin_HEXAGON_S2_lsr_i_p_and",
1002 "llvm.hexagon.S2.lsr.i.p.nac" => "__builtin_HEXAGON_S2_lsr_i_p_nac",
1003 "llvm.hexagon.S2.lsr.i.p.or" => "__builtin_HEXAGON_S2_lsr_i_p_or",
1004 "llvm.hexagon.S2.lsr.i.p.xacc" => "__builtin_HEXAGON_S2_lsr_i_p_xacc",
1005 "llvm.hexagon.S2.lsr.i.r" => "__builtin_HEXAGON_S2_lsr_i_r",
1006 "llvm.hexagon.S2.lsr.i.r.acc" => "__builtin_HEXAGON_S2_lsr_i_r_acc",
1007 "llvm.hexagon.S2.lsr.i.r.and" => "__builtin_HEXAGON_S2_lsr_i_r_and",
1008 "llvm.hexagon.S2.lsr.i.r.nac" => "__builtin_HEXAGON_S2_lsr_i_r_nac",
1009 "llvm.hexagon.S2.lsr.i.r.or" => "__builtin_HEXAGON_S2_lsr_i_r_or",
1010 "llvm.hexagon.S2.lsr.i.r.xacc" => "__builtin_HEXAGON_S2_lsr_i_r_xacc",
1011 "llvm.hexagon.S2.lsr.i.vh" => "__builtin_HEXAGON_S2_lsr_i_vh",
1012 "llvm.hexagon.S2.lsr.i.vw" => "__builtin_HEXAGON_S2_lsr_i_vw",
1013 "llvm.hexagon.S2.lsr.r.p" => "__builtin_HEXAGON_S2_lsr_r_p",
1014 "llvm.hexagon.S2.lsr.r.p.acc" => "__builtin_HEXAGON_S2_lsr_r_p_acc",
1015 "llvm.hexagon.S2.lsr.r.p.and" => "__builtin_HEXAGON_S2_lsr_r_p_and",
1016 "llvm.hexagon.S2.lsr.r.p.nac" => "__builtin_HEXAGON_S2_lsr_r_p_nac",
1017 "llvm.hexagon.S2.lsr.r.p.or" => "__builtin_HEXAGON_S2_lsr_r_p_or",
1018 "llvm.hexagon.S2.lsr.r.p.xor" => "__builtin_HEXAGON_S2_lsr_r_p_xor",
1019 "llvm.hexagon.S2.lsr.r.r" => "__builtin_HEXAGON_S2_lsr_r_r",
1020 "llvm.hexagon.S2.lsr.r.r.acc" => "__builtin_HEXAGON_S2_lsr_r_r_acc",
1021 "llvm.hexagon.S2.lsr.r.r.and" => "__builtin_HEXAGON_S2_lsr_r_r_and",
1022 "llvm.hexagon.S2.lsr.r.r.nac" => "__builtin_HEXAGON_S2_lsr_r_r_nac",
1023 "llvm.hexagon.S2.lsr.r.r.or" => "__builtin_HEXAGON_S2_lsr_r_r_or",
1024 "llvm.hexagon.S2.lsr.r.vh" => "__builtin_HEXAGON_S2_lsr_r_vh",
1025 "llvm.hexagon.S2.lsr.r.vw" => "__builtin_HEXAGON_S2_lsr_r_vw",
1026 "llvm.hexagon.S2.packhl" => "__builtin_HEXAGON_S2_packhl",
1027 "llvm.hexagon.S2.parityp" => "__builtin_HEXAGON_S2_parityp",
1028 "llvm.hexagon.S2.setbit.i" => "__builtin_HEXAGON_S2_setbit_i",
1029 "llvm.hexagon.S2.setbit.r" => "__builtin_HEXAGON_S2_setbit_r",
1030 "llvm.hexagon.S2.shuffeb" => "__builtin_HEXAGON_S2_shuffeb",
1031 "llvm.hexagon.S2.shuffeh" => "__builtin_HEXAGON_S2_shuffeh",
1032 "llvm.hexagon.S2.shuffob" => "__builtin_HEXAGON_S2_shuffob",
1033 "llvm.hexagon.S2.shuffoh" => "__builtin_HEXAGON_S2_shuffoh",
1034 "llvm.hexagon.S2.svsathb" => "__builtin_HEXAGON_S2_svsathb",
1035 "llvm.hexagon.S2.svsathub" => "__builtin_HEXAGON_S2_svsathub",
1036 "llvm.hexagon.S2.tableidxb.goodsyntax" => "__builtin_HEXAGON_S2_tableidxb_goodsyntax",
1037 "llvm.hexagon.S2.tableidxd.goodsyntax" => "__builtin_HEXAGON_S2_tableidxd_goodsyntax",
1038 "llvm.hexagon.S2.tableidxh.goodsyntax" => "__builtin_HEXAGON_S2_tableidxh_goodsyntax",
1039 "llvm.hexagon.S2.tableidxw.goodsyntax" => "__builtin_HEXAGON_S2_tableidxw_goodsyntax",
1040 "llvm.hexagon.S2.togglebit.i" => "__builtin_HEXAGON_S2_togglebit_i",
1041 "llvm.hexagon.S2.togglebit.r" => "__builtin_HEXAGON_S2_togglebit_r",
1042 "llvm.hexagon.S2.tstbit.i" => "__builtin_HEXAGON_S2_tstbit_i",
1043 "llvm.hexagon.S2.tstbit.r" => "__builtin_HEXAGON_S2_tstbit_r",
1044 "llvm.hexagon.S2.valignib" => "__builtin_HEXAGON_S2_valignib",
1045 "llvm.hexagon.S2.valignrb" => "__builtin_HEXAGON_S2_valignrb",
1046 "llvm.hexagon.S2.vcnegh" => "__builtin_HEXAGON_S2_vcnegh",
1047 "llvm.hexagon.S2.vcrotate" => "__builtin_HEXAGON_S2_vcrotate",
1048 "llvm.hexagon.S2.vrcnegh" => "__builtin_HEXAGON_S2_vrcnegh",
1049 "llvm.hexagon.S2.vrndpackwh" => "__builtin_HEXAGON_S2_vrndpackwh",
1050 "llvm.hexagon.S2.vrndpackwhs" => "__builtin_HEXAGON_S2_vrndpackwhs",
1051 "llvm.hexagon.S2.vsathb" => "__builtin_HEXAGON_S2_vsathb",
1052 "llvm.hexagon.S2.vsathb.nopack" => "__builtin_HEXAGON_S2_vsathb_nopack",
1053 "llvm.hexagon.S2.vsathub" => "__builtin_HEXAGON_S2_vsathub",
1054 "llvm.hexagon.S2.vsathub.nopack" => "__builtin_HEXAGON_S2_vsathub_nopack",
1055 "llvm.hexagon.S2.vsatwh" => "__builtin_HEXAGON_S2_vsatwh",
1056 "llvm.hexagon.S2.vsatwh.nopack" => "__builtin_HEXAGON_S2_vsatwh_nopack",
1057 "llvm.hexagon.S2.vsatwuh" => "__builtin_HEXAGON_S2_vsatwuh",
1058 "llvm.hexagon.S2.vsatwuh.nopack" => "__builtin_HEXAGON_S2_vsatwuh_nopack",
1059 "llvm.hexagon.S2.vsplatrb" => "__builtin_HEXAGON_S2_vsplatrb",
1060 "llvm.hexagon.S2.vsplatrh" => "__builtin_HEXAGON_S2_vsplatrh",
1061 "llvm.hexagon.S2.vspliceib" => "__builtin_HEXAGON_S2_vspliceib",
1062 "llvm.hexagon.S2.vsplicerb" => "__builtin_HEXAGON_S2_vsplicerb",
1063 "llvm.hexagon.S2.vsxtbh" => "__builtin_HEXAGON_S2_vsxtbh",
1064 "llvm.hexagon.S2.vsxthw" => "__builtin_HEXAGON_S2_vsxthw",
1065 "llvm.hexagon.S2.vtrunehb" => "__builtin_HEXAGON_S2_vtrunehb",
1066 "llvm.hexagon.S2.vtrunewh" => "__builtin_HEXAGON_S2_vtrunewh",
1067 "llvm.hexagon.S2.vtrunohb" => "__builtin_HEXAGON_S2_vtrunohb",
1068 "llvm.hexagon.S2.vtrunowh" => "__builtin_HEXAGON_S2_vtrunowh",
1069 "llvm.hexagon.S2.vzxtbh" => "__builtin_HEXAGON_S2_vzxtbh",
1070 "llvm.hexagon.S2.vzxthw" => "__builtin_HEXAGON_S2_vzxthw",
1071 "llvm.hexagon.S4.addaddi" => "__builtin_HEXAGON_S4_addaddi",
1072 "llvm.hexagon.S4.addi.asl.ri" => "__builtin_HEXAGON_S4_addi_asl_ri",
1073 "llvm.hexagon.S4.addi.lsr.ri" => "__builtin_HEXAGON_S4_addi_lsr_ri",
1074 "llvm.hexagon.S4.andi.asl.ri" => "__builtin_HEXAGON_S4_andi_asl_ri",
1075 "llvm.hexagon.S4.andi.lsr.ri" => "__builtin_HEXAGON_S4_andi_lsr_ri",
1076 "llvm.hexagon.S4.clbaddi" => "__builtin_HEXAGON_S4_clbaddi",
1077 "llvm.hexagon.S4.clbpaddi" => "__builtin_HEXAGON_S4_clbpaddi",
1078 "llvm.hexagon.S4.clbpnorm" => "__builtin_HEXAGON_S4_clbpnorm",
1079 "llvm.hexagon.S4.extract" => "__builtin_HEXAGON_S4_extract",
1080 "llvm.hexagon.S4.extract.rp" => "__builtin_HEXAGON_S4_extract_rp",
1081 "llvm.hexagon.S4.extractp" => "__builtin_HEXAGON_S4_extractp",
1082 "llvm.hexagon.S4.extractp.rp" => "__builtin_HEXAGON_S4_extractp_rp",
1083 "llvm.hexagon.S4.lsli" => "__builtin_HEXAGON_S4_lsli",
1084 "llvm.hexagon.S4.ntstbit.i" => "__builtin_HEXAGON_S4_ntstbit_i",
1085 "llvm.hexagon.S4.ntstbit.r" => "__builtin_HEXAGON_S4_ntstbit_r",
1086 "llvm.hexagon.S4.or.andi" => "__builtin_HEXAGON_S4_or_andi",
1087 "llvm.hexagon.S4.or.andix" => "__builtin_HEXAGON_S4_or_andix",
1088 "llvm.hexagon.S4.or.ori" => "__builtin_HEXAGON_S4_or_ori",
1089 "llvm.hexagon.S4.ori.asl.ri" => "__builtin_HEXAGON_S4_ori_asl_ri",
1090 "llvm.hexagon.S4.ori.lsr.ri" => "__builtin_HEXAGON_S4_ori_lsr_ri",
1091 "llvm.hexagon.S4.parity" => "__builtin_HEXAGON_S4_parity",
1092 "llvm.hexagon.S4.subaddi" => "__builtin_HEXAGON_S4_subaddi",
1093 "llvm.hexagon.S4.subi.asl.ri" => "__builtin_HEXAGON_S4_subi_asl_ri",
1094 "llvm.hexagon.S4.subi.lsr.ri" => "__builtin_HEXAGON_S4_subi_lsr_ri",
1095 "llvm.hexagon.S4.vrcrotate" => "__builtin_HEXAGON_S4_vrcrotate",
1096 "llvm.hexagon.S4.vrcrotate.acc" => "__builtin_HEXAGON_S4_vrcrotate_acc",
1097 "llvm.hexagon.S4.vxaddsubh" => "__builtin_HEXAGON_S4_vxaddsubh",
1098 "llvm.hexagon.S4.vxaddsubhr" => "__builtin_HEXAGON_S4_vxaddsubhr",
1099 "llvm.hexagon.S4.vxaddsubw" => "__builtin_HEXAGON_S4_vxaddsubw",
1100 "llvm.hexagon.S4.vxsubaddh" => "__builtin_HEXAGON_S4_vxsubaddh",
1101 "llvm.hexagon.S4.vxsubaddhr" => "__builtin_HEXAGON_S4_vxsubaddhr",
1102 "llvm.hexagon.S4.vxsubaddw" => "__builtin_HEXAGON_S4_vxsubaddw",
1103 "llvm.hexagon.S5.asrhub.rnd.sat.goodsyntax" => "__builtin_HEXAGON_S5_asrhub_rnd_sat_goodsyntax",
1104 "llvm.hexagon.S5.asrhub.sat" => "__builtin_HEXAGON_S5_asrhub_sat",
1105 "llvm.hexagon.S5.popcountp" => "__builtin_HEXAGON_S5_popcountp",
1106 "llvm.hexagon.S5.vasrhrnd.goodsyntax" => "__builtin_HEXAGON_S5_vasrhrnd_goodsyntax",
1107 "llvm.hexagon.S6.rol.i.p" => "__builtin_HEXAGON_S6_rol_i_p",
1108 "llvm.hexagon.S6.rol.i.p.acc" => "__builtin_HEXAGON_S6_rol_i_p_acc",
1109 "llvm.hexagon.S6.rol.i.p.and" => "__builtin_HEXAGON_S6_rol_i_p_and",
1110 "llvm.hexagon.S6.rol.i.p.nac" => "__builtin_HEXAGON_S6_rol_i_p_nac",
1111 "llvm.hexagon.S6.rol.i.p.or" => "__builtin_HEXAGON_S6_rol_i_p_or",
1112 "llvm.hexagon.S6.rol.i.p.xacc" => "__builtin_HEXAGON_S6_rol_i_p_xacc",
1113 "llvm.hexagon.S6.rol.i.r" => "__builtin_HEXAGON_S6_rol_i_r",
1114 "llvm.hexagon.S6.rol.i.r.acc" => "__builtin_HEXAGON_S6_rol_i_r_acc",
1115 "llvm.hexagon.S6.rol.i.r.and" => "__builtin_HEXAGON_S6_rol_i_r_and",
1116 "llvm.hexagon.S6.rol.i.r.nac" => "__builtin_HEXAGON_S6_rol_i_r_nac",
1117 "llvm.hexagon.S6.rol.i.r.or" => "__builtin_HEXAGON_S6_rol_i_r_or",
1118 "llvm.hexagon.S6.rol.i.r.xacc" => "__builtin_HEXAGON_S6_rol_i_r_xacc",
1119 "llvm.hexagon.S6.vsplatrbp" => "__builtin_HEXAGON_S6_vsplatrbp",
1120 "llvm.hexagon.S6.vtrunehb.ppp" => "__builtin_HEXAGON_S6_vtrunehb_ppp",
1121 "llvm.hexagon.S6.vtrunohb.ppp" => "__builtin_HEXAGON_S6_vtrunohb_ppp",
1122 "llvm.hexagon.SI.to.SXTHI.asrh" => "__builtin_SI_to_SXTHI_asrh",
1123 "llvm.hexagon.V6.extractw" => "__builtin_HEXAGON_V6_extractw",
1124 "llvm.hexagon.V6.extractw.128B" => "__builtin_HEXAGON_V6_extractw_128B",
1125 "llvm.hexagon.V6.hi" => "__builtin_HEXAGON_V6_hi",
1126 "llvm.hexagon.V6.hi.128B" => "__builtin_HEXAGON_V6_hi_128B",
1127 "llvm.hexagon.V6.lo" => "__builtin_HEXAGON_V6_lo",
1128 "llvm.hexagon.V6.lo.128B" => "__builtin_HEXAGON_V6_lo_128B",
1129 "llvm.hexagon.V6.lvsplatw" => "__builtin_HEXAGON_V6_lvsplatw",
1130 "llvm.hexagon.V6.lvsplatw.128B" => "__builtin_HEXAGON_V6_lvsplatw_128B",
1131 "llvm.hexagon.V6.vabsdiffh" => "__builtin_HEXAGON_V6_vabsdiffh",
1132 "llvm.hexagon.V6.vabsdiffh.128B" => "__builtin_HEXAGON_V6_vabsdiffh_128B",
1133 "llvm.hexagon.V6.vabsdiffub" => "__builtin_HEXAGON_V6_vabsdiffub",
1134 "llvm.hexagon.V6.vabsdiffub.128B" => "__builtin_HEXAGON_V6_vabsdiffub_128B",
1135 "llvm.hexagon.V6.vabsdiffuh" => "__builtin_HEXAGON_V6_vabsdiffuh",
1136 "llvm.hexagon.V6.vabsdiffuh.128B" => "__builtin_HEXAGON_V6_vabsdiffuh_128B",
1137 "llvm.hexagon.V6.vabsdiffw" => "__builtin_HEXAGON_V6_vabsdiffw",
1138 "llvm.hexagon.V6.vabsdiffw.128B" => "__builtin_HEXAGON_V6_vabsdiffw_128B",
1139 "llvm.hexagon.V6.vabsh" => "__builtin_HEXAGON_V6_vabsh",
1140 "llvm.hexagon.V6.vabsh.128B" => "__builtin_HEXAGON_V6_vabsh_128B",
1141 "llvm.hexagon.V6.vabsh.sat" => "__builtin_HEXAGON_V6_vabsh_sat",
1142 "llvm.hexagon.V6.vabsh.sat.128B" => "__builtin_HEXAGON_V6_vabsh_sat_128B",
1143 "llvm.hexagon.V6.vabsw" => "__builtin_HEXAGON_V6_vabsw",
1144 "llvm.hexagon.V6.vabsw.128B" => "__builtin_HEXAGON_V6_vabsw_128B",
1145 "llvm.hexagon.V6.vabsw.sat" => "__builtin_HEXAGON_V6_vabsw_sat",
1146 "llvm.hexagon.V6.vabsw.sat.128B" => "__builtin_HEXAGON_V6_vabsw_sat_128B",
1147 "llvm.hexagon.V6.vaddb" => "__builtin_HEXAGON_V6_vaddb",
1148 "llvm.hexagon.V6.vaddb.128B" => "__builtin_HEXAGON_V6_vaddb_128B",
1149 "llvm.hexagon.V6.vaddb.dv" => "__builtin_HEXAGON_V6_vaddb_dv",
1150 "llvm.hexagon.V6.vaddb.dv.128B" => "__builtin_HEXAGON_V6_vaddb_dv_128B",
1151 "llvm.hexagon.V6.vaddh" => "__builtin_HEXAGON_V6_vaddh",
1152 "llvm.hexagon.V6.vaddh.128B" => "__builtin_HEXAGON_V6_vaddh_128B",
1153 "llvm.hexagon.V6.vaddh.dv" => "__builtin_HEXAGON_V6_vaddh_dv",
1154 "llvm.hexagon.V6.vaddh.dv.128B" => "__builtin_HEXAGON_V6_vaddh_dv_128B",
1155 "llvm.hexagon.V6.vaddhsat" => "__builtin_HEXAGON_V6_vaddhsat",
1156 "llvm.hexagon.V6.vaddhsat.128B" => "__builtin_HEXAGON_V6_vaddhsat_128B",
1157 "llvm.hexagon.V6.vaddhsat.dv" => "__builtin_HEXAGON_V6_vaddhsat_dv",
1158 "llvm.hexagon.V6.vaddhsat.dv.128B" => "__builtin_HEXAGON_V6_vaddhsat_dv_128B",
1159 "llvm.hexagon.V6.vaddhw" => "__builtin_HEXAGON_V6_vaddhw",
1160 "llvm.hexagon.V6.vaddhw.128B" => "__builtin_HEXAGON_V6_vaddhw_128B",
1161 "llvm.hexagon.V6.vaddubh" => "__builtin_HEXAGON_V6_vaddubh",
1162 "llvm.hexagon.V6.vaddubh.128B" => "__builtin_HEXAGON_V6_vaddubh_128B",
1163 "llvm.hexagon.V6.vaddubsat" => "__builtin_HEXAGON_V6_vaddubsat",
1164 "llvm.hexagon.V6.vaddubsat.128B" => "__builtin_HEXAGON_V6_vaddubsat_128B",
1165 "llvm.hexagon.V6.vaddubsat.dv" => "__builtin_HEXAGON_V6_vaddubsat_dv",
1166 "llvm.hexagon.V6.vaddubsat.dv.128B" => "__builtin_HEXAGON_V6_vaddubsat_dv_128B",
1167 "llvm.hexagon.V6.vadduhsat" => "__builtin_HEXAGON_V6_vadduhsat",
1168 "llvm.hexagon.V6.vadduhsat.128B" => "__builtin_HEXAGON_V6_vadduhsat_128B",
1169 "llvm.hexagon.V6.vadduhsat.dv" => "__builtin_HEXAGON_V6_vadduhsat_dv",
1170 "llvm.hexagon.V6.vadduhsat.dv.128B" => "__builtin_HEXAGON_V6_vadduhsat_dv_128B",
1171 "llvm.hexagon.V6.vadduhw" => "__builtin_HEXAGON_V6_vadduhw",
1172 "llvm.hexagon.V6.vadduhw.128B" => "__builtin_HEXAGON_V6_vadduhw_128B",
1173 "llvm.hexagon.V6.vaddw" => "__builtin_HEXAGON_V6_vaddw",
1174 "llvm.hexagon.V6.vaddw.128B" => "__builtin_HEXAGON_V6_vaddw_128B",
1175 "llvm.hexagon.V6.vaddw.dv" => "__builtin_HEXAGON_V6_vaddw_dv",
1176 "llvm.hexagon.V6.vaddw.dv.128B" => "__builtin_HEXAGON_V6_vaddw_dv_128B",
1177 "llvm.hexagon.V6.vaddwsat" => "__builtin_HEXAGON_V6_vaddwsat",
1178 "llvm.hexagon.V6.vaddwsat.128B" => "__builtin_HEXAGON_V6_vaddwsat_128B",
1179 "llvm.hexagon.V6.vaddwsat.dv" => "__builtin_HEXAGON_V6_vaddwsat_dv",
1180 "llvm.hexagon.V6.vaddwsat.dv.128B" => "__builtin_HEXAGON_V6_vaddwsat_dv_128B",
1181 "llvm.hexagon.V6.valignb" => "__builtin_HEXAGON_V6_valignb",
1182 "llvm.hexagon.V6.valignb.128B" => "__builtin_HEXAGON_V6_valignb_128B",
1183 "llvm.hexagon.V6.valignbi" => "__builtin_HEXAGON_V6_valignbi",
1184 "llvm.hexagon.V6.valignbi.128B" => "__builtin_HEXAGON_V6_valignbi_128B",
1185 "llvm.hexagon.V6.vand" => "__builtin_HEXAGON_V6_vand",
1186 "llvm.hexagon.V6.vand.128B" => "__builtin_HEXAGON_V6_vand_128B",
1187 "llvm.hexagon.V6.vaslh" => "__builtin_HEXAGON_V6_vaslh",
1188 "llvm.hexagon.V6.vaslh.128B" => "__builtin_HEXAGON_V6_vaslh_128B",
1189 "llvm.hexagon.V6.vaslhv" => "__builtin_HEXAGON_V6_vaslhv",
1190 "llvm.hexagon.V6.vaslhv.128B" => "__builtin_HEXAGON_V6_vaslhv_128B",
1191 "llvm.hexagon.V6.vaslw" => "__builtin_HEXAGON_V6_vaslw",
1192 "llvm.hexagon.V6.vaslw.128B" => "__builtin_HEXAGON_V6_vaslw_128B",
1193 "llvm.hexagon.V6.vaslw.acc" => "__builtin_HEXAGON_V6_vaslw_acc",
1194 "llvm.hexagon.V6.vaslw.acc.128B" => "__builtin_HEXAGON_V6_vaslw_acc_128B",
1195 "llvm.hexagon.V6.vaslwv" => "__builtin_HEXAGON_V6_vaslwv",
1196 "llvm.hexagon.V6.vaslwv.128B" => "__builtin_HEXAGON_V6_vaslwv_128B",
1197 "llvm.hexagon.V6.vasrh" => "__builtin_HEXAGON_V6_vasrh",
1198 "llvm.hexagon.V6.vasrh.128B" => "__builtin_HEXAGON_V6_vasrh_128B",
1199 "llvm.hexagon.V6.vasrhbrndsat" => "__builtin_HEXAGON_V6_vasrhbrndsat",
1200 "llvm.hexagon.V6.vasrhbrndsat.128B" => "__builtin_HEXAGON_V6_vasrhbrndsat_128B",
1201 "llvm.hexagon.V6.vasrhubrndsat" => "__builtin_HEXAGON_V6_vasrhubrndsat",
1202 "llvm.hexagon.V6.vasrhubrndsat.128B" => "__builtin_HEXAGON_V6_vasrhubrndsat_128B",
1203 "llvm.hexagon.V6.vasrhubsat" => "__builtin_HEXAGON_V6_vasrhubsat",
1204 "llvm.hexagon.V6.vasrhubsat.128B" => "__builtin_HEXAGON_V6_vasrhubsat_128B",
1205 "llvm.hexagon.V6.vasrhv" => "__builtin_HEXAGON_V6_vasrhv",
1206 "llvm.hexagon.V6.vasrhv.128B" => "__builtin_HEXAGON_V6_vasrhv_128B",
1207 "llvm.hexagon.V6.vasrw" => "__builtin_HEXAGON_V6_vasrw",
1208 "llvm.hexagon.V6.vasrw.128B" => "__builtin_HEXAGON_V6_vasrw_128B",
1209 "llvm.hexagon.V6.vasrw.acc" => "__builtin_HEXAGON_V6_vasrw_acc",
1210 "llvm.hexagon.V6.vasrw.acc.128B" => "__builtin_HEXAGON_V6_vasrw_acc_128B",
1211 "llvm.hexagon.V6.vasrwh" => "__builtin_HEXAGON_V6_vasrwh",
1212 "llvm.hexagon.V6.vasrwh.128B" => "__builtin_HEXAGON_V6_vasrwh_128B",
1213 "llvm.hexagon.V6.vasrwhrndsat" => "__builtin_HEXAGON_V6_vasrwhrndsat",
1214 "llvm.hexagon.V6.vasrwhrndsat.128B" => "__builtin_HEXAGON_V6_vasrwhrndsat_128B",
1215 "llvm.hexagon.V6.vasrwhsat" => "__builtin_HEXAGON_V6_vasrwhsat",
1216 "llvm.hexagon.V6.vasrwhsat.128B" => "__builtin_HEXAGON_V6_vasrwhsat_128B",
1217 "llvm.hexagon.V6.vasrwuhsat" => "__builtin_HEXAGON_V6_vasrwuhsat",
1218 "llvm.hexagon.V6.vasrwuhsat.128B" => "__builtin_HEXAGON_V6_vasrwuhsat_128B",
1219 "llvm.hexagon.V6.vasrwv" => "__builtin_HEXAGON_V6_vasrwv",
1220 "llvm.hexagon.V6.vasrwv.128B" => "__builtin_HEXAGON_V6_vasrwv_128B",
1221 "llvm.hexagon.V6.vassign" => "__builtin_HEXAGON_V6_vassign",
1222 "llvm.hexagon.V6.vassign.128B" => "__builtin_HEXAGON_V6_vassign_128B",
1223 "llvm.hexagon.V6.vassignp" => "__builtin_HEXAGON_V6_vassignp",
1224 "llvm.hexagon.V6.vassignp.128B" => "__builtin_HEXAGON_V6_vassignp_128B",
1225 "llvm.hexagon.V6.vavgh" => "__builtin_HEXAGON_V6_vavgh",
1226 "llvm.hexagon.V6.vavgh.128B" => "__builtin_HEXAGON_V6_vavgh_128B",
1227 "llvm.hexagon.V6.vavghrnd" => "__builtin_HEXAGON_V6_vavghrnd",
1228 "llvm.hexagon.V6.vavghrnd.128B" => "__builtin_HEXAGON_V6_vavghrnd_128B",
1229 "llvm.hexagon.V6.vavgub" => "__builtin_HEXAGON_V6_vavgub",
1230 "llvm.hexagon.V6.vavgub.128B" => "__builtin_HEXAGON_V6_vavgub_128B",
1231 "llvm.hexagon.V6.vavgubrnd" => "__builtin_HEXAGON_V6_vavgubrnd",
1232 "llvm.hexagon.V6.vavgubrnd.128B" => "__builtin_HEXAGON_V6_vavgubrnd_128B",
1233 "llvm.hexagon.V6.vavguh" => "__builtin_HEXAGON_V6_vavguh",
1234 "llvm.hexagon.V6.vavguh.128B" => "__builtin_HEXAGON_V6_vavguh_128B",
1235 "llvm.hexagon.V6.vavguhrnd" => "__builtin_HEXAGON_V6_vavguhrnd",
1236 "llvm.hexagon.V6.vavguhrnd.128B" => "__builtin_HEXAGON_V6_vavguhrnd_128B",
1237 "llvm.hexagon.V6.vavgw" => "__builtin_HEXAGON_V6_vavgw",
1238 "llvm.hexagon.V6.vavgw.128B" => "__builtin_HEXAGON_V6_vavgw_128B",
1239 "llvm.hexagon.V6.vavgwrnd" => "__builtin_HEXAGON_V6_vavgwrnd",
1240 "llvm.hexagon.V6.vavgwrnd.128B" => "__builtin_HEXAGON_V6_vavgwrnd_128B",
1241 "llvm.hexagon.V6.vcl0h" => "__builtin_HEXAGON_V6_vcl0h",
1242 "llvm.hexagon.V6.vcl0h.128B" => "__builtin_HEXAGON_V6_vcl0h_128B",
1243 "llvm.hexagon.V6.vcl0w" => "__builtin_HEXAGON_V6_vcl0w",
1244 "llvm.hexagon.V6.vcl0w.128B" => "__builtin_HEXAGON_V6_vcl0w_128B",
1245 "llvm.hexagon.V6.vcombine" => "__builtin_HEXAGON_V6_vcombine",
1246 "llvm.hexagon.V6.vcombine.128B" => "__builtin_HEXAGON_V6_vcombine_128B",
1247 "llvm.hexagon.V6.vd0" => "__builtin_HEXAGON_V6_vd0",
1248 "llvm.hexagon.V6.vd0.128B" => "__builtin_HEXAGON_V6_vd0_128B",
1249 "llvm.hexagon.V6.vdealb" => "__builtin_HEXAGON_V6_vdealb",
1250 "llvm.hexagon.V6.vdealb.128B" => "__builtin_HEXAGON_V6_vdealb_128B",
1251 "llvm.hexagon.V6.vdealb4w" => "__builtin_HEXAGON_V6_vdealb4w",
1252 "llvm.hexagon.V6.vdealb4w.128B" => "__builtin_HEXAGON_V6_vdealb4w_128B",
1253 "llvm.hexagon.V6.vdealh" => "__builtin_HEXAGON_V6_vdealh",
1254 "llvm.hexagon.V6.vdealh.128B" => "__builtin_HEXAGON_V6_vdealh_128B",
1255 "llvm.hexagon.V6.vdealvdd" => "__builtin_HEXAGON_V6_vdealvdd",
1256 "llvm.hexagon.V6.vdealvdd.128B" => "__builtin_HEXAGON_V6_vdealvdd_128B",
1257 "llvm.hexagon.V6.vdelta" => "__builtin_HEXAGON_V6_vdelta",
1258 "llvm.hexagon.V6.vdelta.128B" => "__builtin_HEXAGON_V6_vdelta_128B",
1259 "llvm.hexagon.V6.vdmpybus" => "__builtin_HEXAGON_V6_vdmpybus",
1260 "llvm.hexagon.V6.vdmpybus.128B" => "__builtin_HEXAGON_V6_vdmpybus_128B",
1261 "llvm.hexagon.V6.vdmpybus.acc" => "__builtin_HEXAGON_V6_vdmpybus_acc",
1262 "llvm.hexagon.V6.vdmpybus.acc.128B" => "__builtin_HEXAGON_V6_vdmpybus_acc_128B",
1263 "llvm.hexagon.V6.vdmpybus.dv" => "__builtin_HEXAGON_V6_vdmpybus_dv",
1264 "llvm.hexagon.V6.vdmpybus.dv.128B" => "__builtin_HEXAGON_V6_vdmpybus_dv_128B",
1265 "llvm.hexagon.V6.vdmpybus.dv.acc" => "__builtin_HEXAGON_V6_vdmpybus_dv_acc",
1266 "llvm.hexagon.V6.vdmpybus.dv.acc.128B" => "__builtin_HEXAGON_V6_vdmpybus_dv_acc_128B",
1267 "llvm.hexagon.V6.vdmpyhb" => "__builtin_HEXAGON_V6_vdmpyhb",
1268 "llvm.hexagon.V6.vdmpyhb.128B" => "__builtin_HEXAGON_V6_vdmpyhb_128B",
1269 "llvm.hexagon.V6.vdmpyhb.acc" => "__builtin_HEXAGON_V6_vdmpyhb_acc",
1270 "llvm.hexagon.V6.vdmpyhb.acc.128B" => "__builtin_HEXAGON_V6_vdmpyhb_acc_128B",
1271 "llvm.hexagon.V6.vdmpyhb.dv" => "__builtin_HEXAGON_V6_vdmpyhb_dv",
1272 "llvm.hexagon.V6.vdmpyhb.dv.128B" => "__builtin_HEXAGON_V6_vdmpyhb_dv_128B",
1273 "llvm.hexagon.V6.vdmpyhb.dv.acc" => "__builtin_HEXAGON_V6_vdmpyhb_dv_acc",
1274 "llvm.hexagon.V6.vdmpyhb.dv.acc.128B" => "__builtin_HEXAGON_V6_vdmpyhb_dv_acc_128B",
1275 "llvm.hexagon.V6.vdmpyhisat" => "__builtin_HEXAGON_V6_vdmpyhisat",
1276 "llvm.hexagon.V6.vdmpyhisat.128B" => "__builtin_HEXAGON_V6_vdmpyhisat_128B",
1277 "llvm.hexagon.V6.vdmpyhisat.acc" => "__builtin_HEXAGON_V6_vdmpyhisat_acc",
1278 "llvm.hexagon.V6.vdmpyhisat.acc.128B" => "__builtin_HEXAGON_V6_vdmpyhisat_acc_128B",
1279 "llvm.hexagon.V6.vdmpyhsat" => "__builtin_HEXAGON_V6_vdmpyhsat",
1280 "llvm.hexagon.V6.vdmpyhsat.128B" => "__builtin_HEXAGON_V6_vdmpyhsat_128B",
1281 "llvm.hexagon.V6.vdmpyhsat.acc" => "__builtin_HEXAGON_V6_vdmpyhsat_acc",
1282 "llvm.hexagon.V6.vdmpyhsat.acc.128B" => "__builtin_HEXAGON_V6_vdmpyhsat_acc_128B",
1283 "llvm.hexagon.V6.vdmpyhsuisat" => "__builtin_HEXAGON_V6_vdmpyhsuisat",
1284 "llvm.hexagon.V6.vdmpyhsuisat.128B" => "__builtin_HEXAGON_V6_vdmpyhsuisat_128B",
1285 "llvm.hexagon.V6.vdmpyhsuisat.acc" => "__builtin_HEXAGON_V6_vdmpyhsuisat_acc",
1286 "llvm.hexagon.V6.vdmpyhsuisat.acc.128B" => "__builtin_HEXAGON_V6_vdmpyhsuisat_acc_128B",
1287 "llvm.hexagon.V6.vdmpyhsusat" => "__builtin_HEXAGON_V6_vdmpyhsusat",
1288 "llvm.hexagon.V6.vdmpyhsusat.128B" => "__builtin_HEXAGON_V6_vdmpyhsusat_128B",
1289 "llvm.hexagon.V6.vdmpyhsusat.acc" => "__builtin_HEXAGON_V6_vdmpyhsusat_acc",
1290 "llvm.hexagon.V6.vdmpyhsusat.acc.128B" => "__builtin_HEXAGON_V6_vdmpyhsusat_acc_128B",
1291 "llvm.hexagon.V6.vdmpyhvsat" => "__builtin_HEXAGON_V6_vdmpyhvsat",
1292 "llvm.hexagon.V6.vdmpyhvsat.128B" => "__builtin_HEXAGON_V6_vdmpyhvsat_128B",
1293 "llvm.hexagon.V6.vdmpyhvsat.acc" => "__builtin_HEXAGON_V6_vdmpyhvsat_acc",
1294 "llvm.hexagon.V6.vdmpyhvsat.acc.128B" => "__builtin_HEXAGON_V6_vdmpyhvsat_acc_128B",
1295 "llvm.hexagon.V6.vdsaduh" => "__builtin_HEXAGON_V6_vdsaduh",
1296 "llvm.hexagon.V6.vdsaduh.128B" => "__builtin_HEXAGON_V6_vdsaduh_128B",
1297 "llvm.hexagon.V6.vdsaduh.acc" => "__builtin_HEXAGON_V6_vdsaduh_acc",
1298 "llvm.hexagon.V6.vdsaduh.acc.128B" => "__builtin_HEXAGON_V6_vdsaduh_acc_128B",
1299 "llvm.hexagon.V6.vinsertwr" => "__builtin_HEXAGON_V6_vinsertwr",
1300 "llvm.hexagon.V6.vinsertwr.128B" => "__builtin_HEXAGON_V6_vinsertwr_128B",
1301 "llvm.hexagon.V6.vlalignb" => "__builtin_HEXAGON_V6_vlalignb",
1302 "llvm.hexagon.V6.vlalignb.128B" => "__builtin_HEXAGON_V6_vlalignb_128B",
1303 "llvm.hexagon.V6.vlalignbi" => "__builtin_HEXAGON_V6_vlalignbi",
1304 "llvm.hexagon.V6.vlalignbi.128B" => "__builtin_HEXAGON_V6_vlalignbi_128B",
1305 "llvm.hexagon.V6.vlsrh" => "__builtin_HEXAGON_V6_vlsrh",
1306 "llvm.hexagon.V6.vlsrh.128B" => "__builtin_HEXAGON_V6_vlsrh_128B",
1307 "llvm.hexagon.V6.vlsrhv" => "__builtin_HEXAGON_V6_vlsrhv",
1308 "llvm.hexagon.V6.vlsrhv.128B" => "__builtin_HEXAGON_V6_vlsrhv_128B",
1309 "llvm.hexagon.V6.vlsrw" => "__builtin_HEXAGON_V6_vlsrw",
1310 "llvm.hexagon.V6.vlsrw.128B" => "__builtin_HEXAGON_V6_vlsrw_128B",
1311 "llvm.hexagon.V6.vlsrwv" => "__builtin_HEXAGON_V6_vlsrwv",
1312 "llvm.hexagon.V6.vlsrwv.128B" => "__builtin_HEXAGON_V6_vlsrwv_128B",
1313 "llvm.hexagon.V6.vlutb" => "__builtin_HEXAGON_V6_vlutb",
1314 "llvm.hexagon.V6.vlutb.128B" => "__builtin_HEXAGON_V6_vlutb_128B",
1315 "llvm.hexagon.V6.vlutb.acc" => "__builtin_HEXAGON_V6_vlutb_acc",
1316 "llvm.hexagon.V6.vlutb.acc.128B" => "__builtin_HEXAGON_V6_vlutb_acc_128B",
1317 "llvm.hexagon.V6.vlutb.dv" => "__builtin_HEXAGON_V6_vlutb_dv",
1318 "llvm.hexagon.V6.vlutb.dv.128B" => "__builtin_HEXAGON_V6_vlutb_dv_128B",
1319 "llvm.hexagon.V6.vlutb.dv.acc" => "__builtin_HEXAGON_V6_vlutb_dv_acc",
1320 "llvm.hexagon.V6.vlutb.dv.acc.128B" => "__builtin_HEXAGON_V6_vlutb_dv_acc_128B",
1321 "llvm.hexagon.V6.vlutvvb" => "__builtin_HEXAGON_V6_vlutvvb",
1322 "llvm.hexagon.V6.vlutvvb.128B" => "__builtin_HEXAGON_V6_vlutvvb_128B",
1323 "llvm.hexagon.V6.vlutvvb.oracc" => "__builtin_HEXAGON_V6_vlutvvb_oracc",
1324 "llvm.hexagon.V6.vlutvvb.oracc.128B" => "__builtin_HEXAGON_V6_vlutvvb_oracc_128B",
1325 "llvm.hexagon.V6.vlutvwh" => "__builtin_HEXAGON_V6_vlutvwh",
1326 "llvm.hexagon.V6.vlutvwh.128B" => "__builtin_HEXAGON_V6_vlutvwh_128B",
1327 "llvm.hexagon.V6.vlutvwh.oracc" => "__builtin_HEXAGON_V6_vlutvwh_oracc",
1328 "llvm.hexagon.V6.vlutvwh.oracc.128B" => "__builtin_HEXAGON_V6_vlutvwh_oracc_128B",
1329 "llvm.hexagon.V6.vmaxh" => "__builtin_HEXAGON_V6_vmaxh",
1330 "llvm.hexagon.V6.vmaxh.128B" => "__builtin_HEXAGON_V6_vmaxh_128B",
1331 "llvm.hexagon.V6.vmaxub" => "__builtin_HEXAGON_V6_vmaxub",
1332 "llvm.hexagon.V6.vmaxub.128B" => "__builtin_HEXAGON_V6_vmaxub_128B",
1333 "llvm.hexagon.V6.vmaxuh" => "__builtin_HEXAGON_V6_vmaxuh",
1334 "llvm.hexagon.V6.vmaxuh.128B" => "__builtin_HEXAGON_V6_vmaxuh_128B",
1335 "llvm.hexagon.V6.vmaxw" => "__builtin_HEXAGON_V6_vmaxw",
1336 "llvm.hexagon.V6.vmaxw.128B" => "__builtin_HEXAGON_V6_vmaxw_128B",
1337 "llvm.hexagon.V6.vminh" => "__builtin_HEXAGON_V6_vminh",
1338 "llvm.hexagon.V6.vminh.128B" => "__builtin_HEXAGON_V6_vminh_128B",
1339 "llvm.hexagon.V6.vminub" => "__builtin_HEXAGON_V6_vminub",
1340 "llvm.hexagon.V6.vminub.128B" => "__builtin_HEXAGON_V6_vminub_128B",
1341 "llvm.hexagon.V6.vminuh" => "__builtin_HEXAGON_V6_vminuh",
1342 "llvm.hexagon.V6.vminuh.128B" => "__builtin_HEXAGON_V6_vminuh_128B",
1343 "llvm.hexagon.V6.vminw" => "__builtin_HEXAGON_V6_vminw",
1344 "llvm.hexagon.V6.vminw.128B" => "__builtin_HEXAGON_V6_vminw_128B",
1345 "llvm.hexagon.V6.vmpabus" => "__builtin_HEXAGON_V6_vmpabus",
1346 "llvm.hexagon.V6.vmpabus.128B" => "__builtin_HEXAGON_V6_vmpabus_128B",
1347 "llvm.hexagon.V6.vmpabus.acc" => "__builtin_HEXAGON_V6_vmpabus_acc",
1348 "llvm.hexagon.V6.vmpabus.acc.128B" => "__builtin_HEXAGON_V6_vmpabus_acc_128B",
1349 "llvm.hexagon.V6.vmpabusv" => "__builtin_HEXAGON_V6_vmpabusv",
1350 "llvm.hexagon.V6.vmpabusv.128B" => "__builtin_HEXAGON_V6_vmpabusv_128B",
1351 "llvm.hexagon.V6.vmpabuuv" => "__builtin_HEXAGON_V6_vmpabuuv",
1352 "llvm.hexagon.V6.vmpabuuv.128B" => "__builtin_HEXAGON_V6_vmpabuuv_128B",
1353 "llvm.hexagon.V6.vmpahb" => "__builtin_HEXAGON_V6_vmpahb",
1354 "llvm.hexagon.V6.vmpahb.128B" => "__builtin_HEXAGON_V6_vmpahb_128B",
1355 "llvm.hexagon.V6.vmpahb.acc" => "__builtin_HEXAGON_V6_vmpahb_acc",
1356 "llvm.hexagon.V6.vmpahb.acc.128B" => "__builtin_HEXAGON_V6_vmpahb_acc_128B",
1357 "llvm.hexagon.V6.vmpybus" => "__builtin_HEXAGON_V6_vmpybus",
1358 "llvm.hexagon.V6.vmpybus.128B" => "__builtin_HEXAGON_V6_vmpybus_128B",
1359 "llvm.hexagon.V6.vmpybus.acc" => "__builtin_HEXAGON_V6_vmpybus_acc",
1360 "llvm.hexagon.V6.vmpybus.acc.128B" => "__builtin_HEXAGON_V6_vmpybus_acc_128B",
1361 "llvm.hexagon.V6.vmpybusv" => "__builtin_HEXAGON_V6_vmpybusv",
1362 "llvm.hexagon.V6.vmpybusv.128B" => "__builtin_HEXAGON_V6_vmpybusv_128B",
1363 "llvm.hexagon.V6.vmpybusv.acc" => "__builtin_HEXAGON_V6_vmpybusv_acc",
1364 "llvm.hexagon.V6.vmpybusv.acc.128B" => "__builtin_HEXAGON_V6_vmpybusv_acc_128B",
1365 "llvm.hexagon.V6.vmpybv" => "__builtin_HEXAGON_V6_vmpybv",
1366 "llvm.hexagon.V6.vmpybv.128B" => "__builtin_HEXAGON_V6_vmpybv_128B",
1367 "llvm.hexagon.V6.vmpybv.acc" => "__builtin_HEXAGON_V6_vmpybv_acc",
1368 "llvm.hexagon.V6.vmpybv.acc.128B" => "__builtin_HEXAGON_V6_vmpybv_acc_128B",
1369 "llvm.hexagon.V6.vmpyewuh" => "__builtin_HEXAGON_V6_vmpyewuh",
1370 "llvm.hexagon.V6.vmpyewuh.128B" => "__builtin_HEXAGON_V6_vmpyewuh_128B",
1371 "llvm.hexagon.V6.vmpyh" => "__builtin_HEXAGON_V6_vmpyh",
1372 "llvm.hexagon.V6.vmpyh.128B" => "__builtin_HEXAGON_V6_vmpyh_128B",
1373 "llvm.hexagon.V6.vmpyhsat.acc" => "__builtin_HEXAGON_V6_vmpyhsat_acc",
1374 "llvm.hexagon.V6.vmpyhsat.acc.128B" => "__builtin_HEXAGON_V6_vmpyhsat_acc_128B",
1375 "llvm.hexagon.V6.vmpyhsrs" => "__builtin_HEXAGON_V6_vmpyhsrs",
1376 "llvm.hexagon.V6.vmpyhsrs.128B" => "__builtin_HEXAGON_V6_vmpyhsrs_128B",
1377 "llvm.hexagon.V6.vmpyhss" => "__builtin_HEXAGON_V6_vmpyhss",
1378 "llvm.hexagon.V6.vmpyhss.128B" => "__builtin_HEXAGON_V6_vmpyhss_128B",
1379 "llvm.hexagon.V6.vmpyhus" => "__builtin_HEXAGON_V6_vmpyhus",
1380 "llvm.hexagon.V6.vmpyhus.128B" => "__builtin_HEXAGON_V6_vmpyhus_128B",
1381 "llvm.hexagon.V6.vmpyhus.acc" => "__builtin_HEXAGON_V6_vmpyhus_acc",
1382 "llvm.hexagon.V6.vmpyhus.acc.128B" => "__builtin_HEXAGON_V6_vmpyhus_acc_128B",
1383 "llvm.hexagon.V6.vmpyhv" => "__builtin_HEXAGON_V6_vmpyhv",
1384 "llvm.hexagon.V6.vmpyhv.128B" => "__builtin_HEXAGON_V6_vmpyhv_128B",
1385 "llvm.hexagon.V6.vmpyhv.acc" => "__builtin_HEXAGON_V6_vmpyhv_acc",
1386 "llvm.hexagon.V6.vmpyhv.acc.128B" => "__builtin_HEXAGON_V6_vmpyhv_acc_128B",
1387 "llvm.hexagon.V6.vmpyhvsrs" => "__builtin_HEXAGON_V6_vmpyhvsrs",
1388 "llvm.hexagon.V6.vmpyhvsrs.128B" => "__builtin_HEXAGON_V6_vmpyhvsrs_128B",
1389 "llvm.hexagon.V6.vmpyieoh" => "__builtin_HEXAGON_V6_vmpyieoh",
1390 "llvm.hexagon.V6.vmpyieoh.128B" => "__builtin_HEXAGON_V6_vmpyieoh_128B",
1391 "llvm.hexagon.V6.vmpyiewh.acc" => "__builtin_HEXAGON_V6_vmpyiewh_acc",
1392 "llvm.hexagon.V6.vmpyiewh.acc.128B" => "__builtin_HEXAGON_V6_vmpyiewh_acc_128B",
1393 "llvm.hexagon.V6.vmpyiewuh" => "__builtin_HEXAGON_V6_vmpyiewuh",
1394 "llvm.hexagon.V6.vmpyiewuh.128B" => "__builtin_HEXAGON_V6_vmpyiewuh_128B",
1395 "llvm.hexagon.V6.vmpyiewuh.acc" => "__builtin_HEXAGON_V6_vmpyiewuh_acc",
1396 "llvm.hexagon.V6.vmpyiewuh.acc.128B" => "__builtin_HEXAGON_V6_vmpyiewuh_acc_128B",
1397 "llvm.hexagon.V6.vmpyih" => "__builtin_HEXAGON_V6_vmpyih",
1398 "llvm.hexagon.V6.vmpyih.128B" => "__builtin_HEXAGON_V6_vmpyih_128B",
1399 "llvm.hexagon.V6.vmpyih.acc" => "__builtin_HEXAGON_V6_vmpyih_acc",
1400 "llvm.hexagon.V6.vmpyih.acc.128B" => "__builtin_HEXAGON_V6_vmpyih_acc_128B",
1401 "llvm.hexagon.V6.vmpyihb" => "__builtin_HEXAGON_V6_vmpyihb",
1402 "llvm.hexagon.V6.vmpyihb.128B" => "__builtin_HEXAGON_V6_vmpyihb_128B",
1403 "llvm.hexagon.V6.vmpyihb.acc" => "__builtin_HEXAGON_V6_vmpyihb_acc",
1404 "llvm.hexagon.V6.vmpyihb.acc.128B" => "__builtin_HEXAGON_V6_vmpyihb_acc_128B",
1405 "llvm.hexagon.V6.vmpyiowh" => "__builtin_HEXAGON_V6_vmpyiowh",
1406 "llvm.hexagon.V6.vmpyiowh.128B" => "__builtin_HEXAGON_V6_vmpyiowh_128B",
1407 "llvm.hexagon.V6.vmpyiwb" => "__builtin_HEXAGON_V6_vmpyiwb",
1408 "llvm.hexagon.V6.vmpyiwb.128B" => "__builtin_HEXAGON_V6_vmpyiwb_128B",
1409 "llvm.hexagon.V6.vmpyiwb.acc" => "__builtin_HEXAGON_V6_vmpyiwb_acc",
1410 "llvm.hexagon.V6.vmpyiwb.acc.128B" => "__builtin_HEXAGON_V6_vmpyiwb_acc_128B",
1411 "llvm.hexagon.V6.vmpyiwh" => "__builtin_HEXAGON_V6_vmpyiwh",
1412 "llvm.hexagon.V6.vmpyiwh.128B" => "__builtin_HEXAGON_V6_vmpyiwh_128B",
1413 "llvm.hexagon.V6.vmpyiwh.acc" => "__builtin_HEXAGON_V6_vmpyiwh_acc",
1414 "llvm.hexagon.V6.vmpyiwh.acc.128B" => "__builtin_HEXAGON_V6_vmpyiwh_acc_128B",
1415 "llvm.hexagon.V6.vmpyowh" => "__builtin_HEXAGON_V6_vmpyowh",
1416 "llvm.hexagon.V6.vmpyowh.128B" => "__builtin_HEXAGON_V6_vmpyowh_128B",
1417 "llvm.hexagon.V6.vmpyowh.rnd" => "__builtin_HEXAGON_V6_vmpyowh_rnd",
1418 "llvm.hexagon.V6.vmpyowh.rnd.128B" => "__builtin_HEXAGON_V6_vmpyowh_rnd_128B",
1419 "llvm.hexagon.V6.vmpyowh.rnd.sacc" => "__builtin_HEXAGON_V6_vmpyowh_rnd_sacc",
1420 "llvm.hexagon.V6.vmpyowh.rnd.sacc.128B" => "__builtin_HEXAGON_V6_vmpyowh_rnd_sacc_128B",
1421 "llvm.hexagon.V6.vmpyowh.sacc" => "__builtin_HEXAGON_V6_vmpyowh_sacc",
1422 "llvm.hexagon.V6.vmpyowh.sacc.128B" => "__builtin_HEXAGON_V6_vmpyowh_sacc_128B",
1423 "llvm.hexagon.V6.vmpyub" => "__builtin_HEXAGON_V6_vmpyub",
1424 "llvm.hexagon.V6.vmpyub.128B" => "__builtin_HEXAGON_V6_vmpyub_128B",
1425 "llvm.hexagon.V6.vmpyub.acc" => "__builtin_HEXAGON_V6_vmpyub_acc",
1426 "llvm.hexagon.V6.vmpyub.acc.128B" => "__builtin_HEXAGON_V6_vmpyub_acc_128B",
1427 "llvm.hexagon.V6.vmpyubv" => "__builtin_HEXAGON_V6_vmpyubv",
1428 "llvm.hexagon.V6.vmpyubv.128B" => "__builtin_HEXAGON_V6_vmpyubv_128B",
1429 "llvm.hexagon.V6.vmpyubv.acc" => "__builtin_HEXAGON_V6_vmpyubv_acc",
1430 "llvm.hexagon.V6.vmpyubv.acc.128B" => "__builtin_HEXAGON_V6_vmpyubv_acc_128B",
1431 "llvm.hexagon.V6.vmpyuh" => "__builtin_HEXAGON_V6_vmpyuh",
1432 "llvm.hexagon.V6.vmpyuh.128B" => "__builtin_HEXAGON_V6_vmpyuh_128B",
1433 "llvm.hexagon.V6.vmpyuh.acc" => "__builtin_HEXAGON_V6_vmpyuh_acc",
1434 "llvm.hexagon.V6.vmpyuh.acc.128B" => "__builtin_HEXAGON_V6_vmpyuh_acc_128B",
1435 "llvm.hexagon.V6.vmpyuhv" => "__builtin_HEXAGON_V6_vmpyuhv",
1436 "llvm.hexagon.V6.vmpyuhv.128B" => "__builtin_HEXAGON_V6_vmpyuhv_128B",
1437 "llvm.hexagon.V6.vmpyuhv.acc" => "__builtin_HEXAGON_V6_vmpyuhv_acc",
1438 "llvm.hexagon.V6.vmpyuhv.acc.128B" => "__builtin_HEXAGON_V6_vmpyuhv_acc_128B",
1439 "llvm.hexagon.V6.vnavgh" => "__builtin_HEXAGON_V6_vnavgh",
1440 "llvm.hexagon.V6.vnavgh.128B" => "__builtin_HEXAGON_V6_vnavgh_128B",
1441 "llvm.hexagon.V6.vnavgub" => "__builtin_HEXAGON_V6_vnavgub",
1442 "llvm.hexagon.V6.vnavgub.128B" => "__builtin_HEXAGON_V6_vnavgub_128B",
1443 "llvm.hexagon.V6.vnavgw" => "__builtin_HEXAGON_V6_vnavgw",
1444 "llvm.hexagon.V6.vnavgw.128B" => "__builtin_HEXAGON_V6_vnavgw_128B",
1445 "llvm.hexagon.V6.vnormamth" => "__builtin_HEXAGON_V6_vnormamth",
1446 "llvm.hexagon.V6.vnormamth.128B" => "__builtin_HEXAGON_V6_vnormamth_128B",
1447 "llvm.hexagon.V6.vnormamtw" => "__builtin_HEXAGON_V6_vnormamtw",
1448 "llvm.hexagon.V6.vnormamtw.128B" => "__builtin_HEXAGON_V6_vnormamtw_128B",
1449 "llvm.hexagon.V6.vnot" => "__builtin_HEXAGON_V6_vnot",
1450 "llvm.hexagon.V6.vnot.128B" => "__builtin_HEXAGON_V6_vnot_128B",
1451 "llvm.hexagon.V6.vor" => "__builtin_HEXAGON_V6_vor",
1452 "llvm.hexagon.V6.vor.128B" => "__builtin_HEXAGON_V6_vor_128B",
1453 "llvm.hexagon.V6.vpackeb" => "__builtin_HEXAGON_V6_vpackeb",
1454 "llvm.hexagon.V6.vpackeb.128B" => "__builtin_HEXAGON_V6_vpackeb_128B",
1455 "llvm.hexagon.V6.vpackeh" => "__builtin_HEXAGON_V6_vpackeh",
1456 "llvm.hexagon.V6.vpackeh.128B" => "__builtin_HEXAGON_V6_vpackeh_128B",
1457 "llvm.hexagon.V6.vpackhb.sat" => "__builtin_HEXAGON_V6_vpackhb_sat",
1458 "llvm.hexagon.V6.vpackhb.sat.128B" => "__builtin_HEXAGON_V6_vpackhb_sat_128B",
1459 "llvm.hexagon.V6.vpackhub.sat" => "__builtin_HEXAGON_V6_vpackhub_sat",
1460 "llvm.hexagon.V6.vpackhub.sat.128B" => "__builtin_HEXAGON_V6_vpackhub_sat_128B",
1461 "llvm.hexagon.V6.vpackob" => "__builtin_HEXAGON_V6_vpackob",
1462 "llvm.hexagon.V6.vpackob.128B" => "__builtin_HEXAGON_V6_vpackob_128B",
1463 "llvm.hexagon.V6.vpackoh" => "__builtin_HEXAGON_V6_vpackoh",
1464 "llvm.hexagon.V6.vpackoh.128B" => "__builtin_HEXAGON_V6_vpackoh_128B",
1465 "llvm.hexagon.V6.vpackwh.sat" => "__builtin_HEXAGON_V6_vpackwh_sat",
1466 "llvm.hexagon.V6.vpackwh.sat.128B" => "__builtin_HEXAGON_V6_vpackwh_sat_128B",
1467 "llvm.hexagon.V6.vpackwuh.sat" => "__builtin_HEXAGON_V6_vpackwuh_sat",
1468 "llvm.hexagon.V6.vpackwuh.sat.128B" => "__builtin_HEXAGON_V6_vpackwuh_sat_128B",
1469 "llvm.hexagon.V6.vpopcounth" => "__builtin_HEXAGON_V6_vpopcounth",
1470 "llvm.hexagon.V6.vpopcounth.128B" => "__builtin_HEXAGON_V6_vpopcounth_128B",
1471 "llvm.hexagon.V6.vrdelta" => "__builtin_HEXAGON_V6_vrdelta",
1472 "llvm.hexagon.V6.vrdelta.128B" => "__builtin_HEXAGON_V6_vrdelta_128B",
1473 "llvm.hexagon.V6.vrmpybus" => "__builtin_HEXAGON_V6_vrmpybus",
1474 "llvm.hexagon.V6.vrmpybus.128B" => "__builtin_HEXAGON_V6_vrmpybus_128B",
1475 "llvm.hexagon.V6.vrmpybus.acc" => "__builtin_HEXAGON_V6_vrmpybus_acc",
1476 "llvm.hexagon.V6.vrmpybus.acc.128B" => "__builtin_HEXAGON_V6_vrmpybus_acc_128B",
1477 "llvm.hexagon.V6.vrmpybusi" => "__builtin_HEXAGON_V6_vrmpybusi",
1478 "llvm.hexagon.V6.vrmpybusi.128B" => "__builtin_HEXAGON_V6_vrmpybusi_128B",
1479 "llvm.hexagon.V6.vrmpybusi.acc" => "__builtin_HEXAGON_V6_vrmpybusi_acc",
1480 "llvm.hexagon.V6.vrmpybusi.acc.128B" => "__builtin_HEXAGON_V6_vrmpybusi_acc_128B",
1481 "llvm.hexagon.V6.vrmpybusv" => "__builtin_HEXAGON_V6_vrmpybusv",
1482 "llvm.hexagon.V6.vrmpybusv.128B" => "__builtin_HEXAGON_V6_vrmpybusv_128B",
1483 "llvm.hexagon.V6.vrmpybusv.acc" => "__builtin_HEXAGON_V6_vrmpybusv_acc",
1484 "llvm.hexagon.V6.vrmpybusv.acc.128B" => "__builtin_HEXAGON_V6_vrmpybusv_acc_128B",
1485 "llvm.hexagon.V6.vrmpybv" => "__builtin_HEXAGON_V6_vrmpybv",
1486 "llvm.hexagon.V6.vrmpybv.128B" => "__builtin_HEXAGON_V6_vrmpybv_128B",
1487 "llvm.hexagon.V6.vrmpybv.acc" => "__builtin_HEXAGON_V6_vrmpybv_acc",
1488 "llvm.hexagon.V6.vrmpybv.acc.128B" => "__builtin_HEXAGON_V6_vrmpybv_acc_128B",
1489 "llvm.hexagon.V6.vrmpyub" => "__builtin_HEXAGON_V6_vrmpyub",
1490 "llvm.hexagon.V6.vrmpyub.128B" => "__builtin_HEXAGON_V6_vrmpyub_128B",
1491 "llvm.hexagon.V6.vrmpyub.acc" => "__builtin_HEXAGON_V6_vrmpyub_acc",
1492 "llvm.hexagon.V6.vrmpyub.acc.128B" => "__builtin_HEXAGON_V6_vrmpyub_acc_128B",
1493 "llvm.hexagon.V6.vrmpyubi" => "__builtin_HEXAGON_V6_vrmpyubi",
1494 "llvm.hexagon.V6.vrmpyubi.128B" => "__builtin_HEXAGON_V6_vrmpyubi_128B",
1495 "llvm.hexagon.V6.vrmpyubi.acc" => "__builtin_HEXAGON_V6_vrmpyubi_acc",
1496 "llvm.hexagon.V6.vrmpyubi.acc.128B" => "__builtin_HEXAGON_V6_vrmpyubi_acc_128B",
1497 "llvm.hexagon.V6.vrmpyubv" => "__builtin_HEXAGON_V6_vrmpyubv",
1498 "llvm.hexagon.V6.vrmpyubv.128B" => "__builtin_HEXAGON_V6_vrmpyubv_128B",
1499 "llvm.hexagon.V6.vrmpyubv.acc" => "__builtin_HEXAGON_V6_vrmpyubv_acc",
1500 "llvm.hexagon.V6.vrmpyubv.acc.128B" => "__builtin_HEXAGON_V6_vrmpyubv_acc_128B",
1501 "llvm.hexagon.V6.vror" => "__builtin_HEXAGON_V6_vror",
1502 "llvm.hexagon.V6.vror.128B" => "__builtin_HEXAGON_V6_vror_128B",
1503 "llvm.hexagon.V6.vroundhb" => "__builtin_HEXAGON_V6_vroundhb",
1504 "llvm.hexagon.V6.vroundhb.128B" => "__builtin_HEXAGON_V6_vroundhb_128B",
1505 "llvm.hexagon.V6.vroundhub" => "__builtin_HEXAGON_V6_vroundhub",
1506 "llvm.hexagon.V6.vroundhub.128B" => "__builtin_HEXAGON_V6_vroundhub_128B",
1507 "llvm.hexagon.V6.vroundwh" => "__builtin_HEXAGON_V6_vroundwh",
1508 "llvm.hexagon.V6.vroundwh.128B" => "__builtin_HEXAGON_V6_vroundwh_128B",
1509 "llvm.hexagon.V6.vroundwuh" => "__builtin_HEXAGON_V6_vroundwuh",
1510 "llvm.hexagon.V6.vroundwuh.128B" => "__builtin_HEXAGON_V6_vroundwuh_128B",
1511 "llvm.hexagon.V6.vrsadubi" => "__builtin_HEXAGON_V6_vrsadubi",
1512 "llvm.hexagon.V6.vrsadubi.128B" => "__builtin_HEXAGON_V6_vrsadubi_128B",
1513 "llvm.hexagon.V6.vrsadubi.acc" => "__builtin_HEXAGON_V6_vrsadubi_acc",
1514 "llvm.hexagon.V6.vrsadubi.acc.128B" => "__builtin_HEXAGON_V6_vrsadubi_acc_128B",
1515 "llvm.hexagon.V6.vsathub" => "__builtin_HEXAGON_V6_vsathub",
1516 "llvm.hexagon.V6.vsathub.128B" => "__builtin_HEXAGON_V6_vsathub_128B",
1517 "llvm.hexagon.V6.vsatwh" => "__builtin_HEXAGON_V6_vsatwh",
1518 "llvm.hexagon.V6.vsatwh.128B" => "__builtin_HEXAGON_V6_vsatwh_128B",
1519 "llvm.hexagon.V6.vsb" => "__builtin_HEXAGON_V6_vsb",
1520 "llvm.hexagon.V6.vsb.128B" => "__builtin_HEXAGON_V6_vsb_128B",
1521 "llvm.hexagon.V6.vsh" => "__builtin_HEXAGON_V6_vsh",
1522 "llvm.hexagon.V6.vsh.128B" => "__builtin_HEXAGON_V6_vsh_128B",
1523 "llvm.hexagon.V6.vshufeh" => "__builtin_HEXAGON_V6_vshufeh",
1524 "llvm.hexagon.V6.vshufeh.128B" => "__builtin_HEXAGON_V6_vshufeh_128B",
1525 "llvm.hexagon.V6.vshuffb" => "__builtin_HEXAGON_V6_vshuffb",
1526 "llvm.hexagon.V6.vshuffb.128B" => "__builtin_HEXAGON_V6_vshuffb_128B",
1527 "llvm.hexagon.V6.vshuffeb" => "__builtin_HEXAGON_V6_vshuffeb",
1528 "llvm.hexagon.V6.vshuffeb.128B" => "__builtin_HEXAGON_V6_vshuffeb_128B",
1529 "llvm.hexagon.V6.vshuffh" => "__builtin_HEXAGON_V6_vshuffh",
1530 "llvm.hexagon.V6.vshuffh.128B" => "__builtin_HEXAGON_V6_vshuffh_128B",
1531 "llvm.hexagon.V6.vshuffob" => "__builtin_HEXAGON_V6_vshuffob",
1532 "llvm.hexagon.V6.vshuffob.128B" => "__builtin_HEXAGON_V6_vshuffob_128B",
1533 "llvm.hexagon.V6.vshuffvdd" => "__builtin_HEXAGON_V6_vshuffvdd",
1534 "llvm.hexagon.V6.vshuffvdd.128B" => "__builtin_HEXAGON_V6_vshuffvdd_128B",
1535 "llvm.hexagon.V6.vshufoeb" => "__builtin_HEXAGON_V6_vshufoeb",
1536 "llvm.hexagon.V6.vshufoeb.128B" => "__builtin_HEXAGON_V6_vshufoeb_128B",
1537 "llvm.hexagon.V6.vshufoeh" => "__builtin_HEXAGON_V6_vshufoeh",
1538 "llvm.hexagon.V6.vshufoeh.128B" => "__builtin_HEXAGON_V6_vshufoeh_128B",
1539 "llvm.hexagon.V6.vshufoh" => "__builtin_HEXAGON_V6_vshufoh",
1540 "llvm.hexagon.V6.vshufoh.128B" => "__builtin_HEXAGON_V6_vshufoh_128B",
1541 "llvm.hexagon.V6.vsubb" => "__builtin_HEXAGON_V6_vsubb",
1542 "llvm.hexagon.V6.vsubb.128B" => "__builtin_HEXAGON_V6_vsubb_128B",
1543 "llvm.hexagon.V6.vsubb.dv" => "__builtin_HEXAGON_V6_vsubb_dv",
1544 "llvm.hexagon.V6.vsubb.dv.128B" => "__builtin_HEXAGON_V6_vsubb_dv_128B",
1545 "llvm.hexagon.V6.vsubh" => "__builtin_HEXAGON_V6_vsubh",
1546 "llvm.hexagon.V6.vsubh.128B" => "__builtin_HEXAGON_V6_vsubh_128B",
1547 "llvm.hexagon.V6.vsubh.dv" => "__builtin_HEXAGON_V6_vsubh_dv",
1548 "llvm.hexagon.V6.vsubh.dv.128B" => "__builtin_HEXAGON_V6_vsubh_dv_128B",
1549 "llvm.hexagon.V6.vsubhsat" => "__builtin_HEXAGON_V6_vsubhsat",
1550 "llvm.hexagon.V6.vsubhsat.128B" => "__builtin_HEXAGON_V6_vsubhsat_128B",
1551 "llvm.hexagon.V6.vsubhsat.dv" => "__builtin_HEXAGON_V6_vsubhsat_dv",
1552 "llvm.hexagon.V6.vsubhsat.dv.128B" => "__builtin_HEXAGON_V6_vsubhsat_dv_128B",
1553 "llvm.hexagon.V6.vsubhw" => "__builtin_HEXAGON_V6_vsubhw",
1554 "llvm.hexagon.V6.vsubhw.128B" => "__builtin_HEXAGON_V6_vsubhw_128B",
1555 "llvm.hexagon.V6.vsububh" => "__builtin_HEXAGON_V6_vsububh",
1556 "llvm.hexagon.V6.vsububh.128B" => "__builtin_HEXAGON_V6_vsububh_128B",
1557 "llvm.hexagon.V6.vsububsat" => "__builtin_HEXAGON_V6_vsububsat",
1558 "llvm.hexagon.V6.vsububsat.128B" => "__builtin_HEXAGON_V6_vsububsat_128B",
1559 "llvm.hexagon.V6.vsububsat.dv" => "__builtin_HEXAGON_V6_vsububsat_dv",
1560 "llvm.hexagon.V6.vsububsat.dv.128B" => "__builtin_HEXAGON_V6_vsububsat_dv_128B",
1561 "llvm.hexagon.V6.vsubuhsat" => "__builtin_HEXAGON_V6_vsubuhsat",
1562 "llvm.hexagon.V6.vsubuhsat.128B" => "__builtin_HEXAGON_V6_vsubuhsat_128B",
1563 "llvm.hexagon.V6.vsubuhsat.dv" => "__builtin_HEXAGON_V6_vsubuhsat_dv",
1564 "llvm.hexagon.V6.vsubuhsat.dv.128B" => "__builtin_HEXAGON_V6_vsubuhsat_dv_128B",
1565 "llvm.hexagon.V6.vsubuhw" => "__builtin_HEXAGON_V6_vsubuhw",
1566 "llvm.hexagon.V6.vsubuhw.128B" => "__builtin_HEXAGON_V6_vsubuhw_128B",
1567 "llvm.hexagon.V6.vsubw" => "__builtin_HEXAGON_V6_vsubw",
1568 "llvm.hexagon.V6.vsubw.128B" => "__builtin_HEXAGON_V6_vsubw_128B",
1569 "llvm.hexagon.V6.vsubw.dv" => "__builtin_HEXAGON_V6_vsubw_dv",
1570 "llvm.hexagon.V6.vsubw.dv.128B" => "__builtin_HEXAGON_V6_vsubw_dv_128B",
1571 "llvm.hexagon.V6.vsubwsat" => "__builtin_HEXAGON_V6_vsubwsat",
1572 "llvm.hexagon.V6.vsubwsat.128B" => "__builtin_HEXAGON_V6_vsubwsat_128B",
1573 "llvm.hexagon.V6.vsubwsat.dv" => "__builtin_HEXAGON_V6_vsubwsat_dv",
1574 "llvm.hexagon.V6.vsubwsat.dv.128B" => "__builtin_HEXAGON_V6_vsubwsat_dv_128B",
1575 "llvm.hexagon.V6.vtmpyb" => "__builtin_HEXAGON_V6_vtmpyb",
1576 "llvm.hexagon.V6.vtmpyb.128B" => "__builtin_HEXAGON_V6_vtmpyb_128B",
1577 "llvm.hexagon.V6.vtmpyb.acc" => "__builtin_HEXAGON_V6_vtmpyb_acc",
1578 "llvm.hexagon.V6.vtmpyb.acc.128B" => "__builtin_HEXAGON_V6_vtmpyb_acc_128B",
1579 "llvm.hexagon.V6.vtmpybus" => "__builtin_HEXAGON_V6_vtmpybus",
1580 "llvm.hexagon.V6.vtmpybus.128B" => "__builtin_HEXAGON_V6_vtmpybus_128B",
1581 "llvm.hexagon.V6.vtmpybus.acc" => "__builtin_HEXAGON_V6_vtmpybus_acc",
1582 "llvm.hexagon.V6.vtmpybus.acc.128B" => "__builtin_HEXAGON_V6_vtmpybus_acc_128B",
1583 "llvm.hexagon.V6.vtmpyhb" => "__builtin_HEXAGON_V6_vtmpyhb",
1584 "llvm.hexagon.V6.vtmpyhb.128B" => "__builtin_HEXAGON_V6_vtmpyhb_128B",
1585 "llvm.hexagon.V6.vtmpyhb.acc" => "__builtin_HEXAGON_V6_vtmpyhb_acc",
1586 "llvm.hexagon.V6.vtmpyhb.acc.128B" => "__builtin_HEXAGON_V6_vtmpyhb_acc_128B",
1587 "llvm.hexagon.V6.vunpackb" => "__builtin_HEXAGON_V6_vunpackb",
1588 "llvm.hexagon.V6.vunpackb.128B" => "__builtin_HEXAGON_V6_vunpackb_128B",
1589 "llvm.hexagon.V6.vunpackh" => "__builtin_HEXAGON_V6_vunpackh",
1590 "llvm.hexagon.V6.vunpackh.128B" => "__builtin_HEXAGON_V6_vunpackh_128B",
1591 "llvm.hexagon.V6.vunpackob" => "__builtin_HEXAGON_V6_vunpackob",
1592 "llvm.hexagon.V6.vunpackob.128B" => "__builtin_HEXAGON_V6_vunpackob_128B",
1593 "llvm.hexagon.V6.vunpackoh" => "__builtin_HEXAGON_V6_vunpackoh",
1594 "llvm.hexagon.V6.vunpackoh.128B" => "__builtin_HEXAGON_V6_vunpackoh_128B",
1595 "llvm.hexagon.V6.vunpackub" => "__builtin_HEXAGON_V6_vunpackub",
1596 "llvm.hexagon.V6.vunpackub.128B" => "__builtin_HEXAGON_V6_vunpackub_128B",
1597 "llvm.hexagon.V6.vunpackuh" => "__builtin_HEXAGON_V6_vunpackuh",
1598 "llvm.hexagon.V6.vunpackuh.128B" => "__builtin_HEXAGON_V6_vunpackuh_128B",
1599 "llvm.hexagon.V6.vxor" => "__builtin_HEXAGON_V6_vxor",
1600 "llvm.hexagon.V6.vxor.128B" => "__builtin_HEXAGON_V6_vxor_128B",
1601 "llvm.hexagon.V6.vzb" => "__builtin_HEXAGON_V6_vzb",
1602 "llvm.hexagon.V6.vzb.128B" => "__builtin_HEXAGON_V6_vzb_128B",
1603 "llvm.hexagon.V6.vzh" => "__builtin_HEXAGON_V6_vzh",
1604 "llvm.hexagon.V6.vzh.128B" => "__builtin_HEXAGON_V6_vzh_128B",
1605 "llvm.hexagon.brev.ldb" => "__builtin_brev_ldb",
1606 "llvm.hexagon.brev.ldd" => "__builtin_brev_ldd",
1607 "llvm.hexagon.brev.ldh" => "__builtin_brev_ldh",
1608 "llvm.hexagon.brev.ldub" => "__builtin_brev_ldub",
1609 "llvm.hexagon.brev.lduh" => "__builtin_brev_lduh",
1610 "llvm.hexagon.brev.ldw" => "__builtin_brev_ldw",
1611 "llvm.hexagon.brev.stb" => "__builtin_brev_stb",
1612 "llvm.hexagon.brev.std" => "__builtin_brev_std",
1613 "llvm.hexagon.brev.sth" => "__builtin_brev_sth",
1614 "llvm.hexagon.brev.sthhi" => "__builtin_brev_sthhi",
1615 "llvm.hexagon.brev.stw" => "__builtin_brev_stw",
1616 "llvm.hexagon.circ.ldb" => "__builtin_circ_ldb",
1617 "llvm.hexagon.circ.ldd" => "__builtin_circ_ldd",
1618 "llvm.hexagon.circ.ldh" => "__builtin_circ_ldh",
1619 "llvm.hexagon.circ.ldub" => "__builtin_circ_ldub",
1620 "llvm.hexagon.circ.lduh" => "__builtin_circ_lduh",
1621 "llvm.hexagon.circ.ldw" => "__builtin_circ_ldw",
1622 "llvm.hexagon.circ.stb" => "__builtin_circ_stb",
1623 "llvm.hexagon.circ.std" => "__builtin_circ_std",
1624 "llvm.hexagon.circ.sth" => "__builtin_circ_sth",
1625 "llvm.hexagon.circ.sthhi" => "__builtin_circ_sthhi",
1626 "llvm.hexagon.circ.stw" => "__builtin_circ_stw",
1627 "llvm.hexagon.mm256i.vaddw" => "__builtin__mm256i_vaddw",
1628 "llvm.hexagon.prefetch" => "__builtin_HEXAGON_prefetch",
1630 "llvm.mips.absq.s.ph" => "__builtin_mips_absq_s_ph",
1631 "llvm.mips.absq.s.qb" => "__builtin_mips_absq_s_qb",
1632 "llvm.mips.absq.s.w" => "__builtin_mips_absq_s_w",
1633 "llvm.mips.add.a.b" => "__builtin_msa_add_a_b",
1634 "llvm.mips.add.a.d" => "__builtin_msa_add_a_d",
1635 "llvm.mips.add.a.h" => "__builtin_msa_add_a_h",
1636 "llvm.mips.add.a.w" => "__builtin_msa_add_a_w",
1637 "llvm.mips.addq.ph" => "__builtin_mips_addq_ph",
1638 "llvm.mips.addq.s.ph" => "__builtin_mips_addq_s_ph",
1639 "llvm.mips.addq.s.w" => "__builtin_mips_addq_s_w",
1640 "llvm.mips.addqh.ph" => "__builtin_mips_addqh_ph",
1641 "llvm.mips.addqh.r.ph" => "__builtin_mips_addqh_r_ph",
1642 "llvm.mips.addqh.r.w" => "__builtin_mips_addqh_r_w",
1643 "llvm.mips.addqh.w" => "__builtin_mips_addqh_w",
1644 "llvm.mips.adds.a.b" => "__builtin_msa_adds_a_b",
1645 "llvm.mips.adds.a.d" => "__builtin_msa_adds_a_d",
1646 "llvm.mips.adds.a.h" => "__builtin_msa_adds_a_h",
1647 "llvm.mips.adds.a.w" => "__builtin_msa_adds_a_w",
1648 "llvm.mips.adds.s.b" => "__builtin_msa_adds_s_b",
1649 "llvm.mips.adds.s.d" => "__builtin_msa_adds_s_d",
1650 "llvm.mips.adds.s.h" => "__builtin_msa_adds_s_h",
1651 "llvm.mips.adds.s.w" => "__builtin_msa_adds_s_w",
1652 "llvm.mips.adds.u.b" => "__builtin_msa_adds_u_b",
1653 "llvm.mips.adds.u.d" => "__builtin_msa_adds_u_d",
1654 "llvm.mips.adds.u.h" => "__builtin_msa_adds_u_h",
1655 "llvm.mips.adds.u.w" => "__builtin_msa_adds_u_w",
1656 "llvm.mips.addsc" => "__builtin_mips_addsc",
1657 "llvm.mips.addu.ph" => "__builtin_mips_addu_ph",
1658 "llvm.mips.addu.qb" => "__builtin_mips_addu_qb",
1659 "llvm.mips.addu.s.ph" => "__builtin_mips_addu_s_ph",
1660 "llvm.mips.addu.s.qb" => "__builtin_mips_addu_s_qb",
1661 "llvm.mips.adduh.qb" => "__builtin_mips_adduh_qb",
1662 "llvm.mips.adduh.r.qb" => "__builtin_mips_adduh_r_qb",
1663 "llvm.mips.addv.b" => "__builtin_msa_addv_b",
1664 "llvm.mips.addv.d" => "__builtin_msa_addv_d",
1665 "llvm.mips.addv.h" => "__builtin_msa_addv_h",
1666 "llvm.mips.addv.w" => "__builtin_msa_addv_w",
1667 "llvm.mips.addvi.b" => "__builtin_msa_addvi_b",
1668 "llvm.mips.addvi.d" => "__builtin_msa_addvi_d",
1669 "llvm.mips.addvi.h" => "__builtin_msa_addvi_h",
1670 "llvm.mips.addvi.w" => "__builtin_msa_addvi_w",
1671 "llvm.mips.addwc" => "__builtin_mips_addwc",
1672 "llvm.mips.and.v" => "__builtin_msa_and_v",
1673 "llvm.mips.andi.b" => "__builtin_msa_andi_b",
1674 "llvm.mips.append" => "__builtin_mips_append",
1675 "llvm.mips.asub.s.b" => "__builtin_msa_asub_s_b",
1676 "llvm.mips.asub.s.d" => "__builtin_msa_asub_s_d",
1677 "llvm.mips.asub.s.h" => "__builtin_msa_asub_s_h",
1678 "llvm.mips.asub.s.w" => "__builtin_msa_asub_s_w",
1679 "llvm.mips.asub.u.b" => "__builtin_msa_asub_u_b",
1680 "llvm.mips.asub.u.d" => "__builtin_msa_asub_u_d",
1681 "llvm.mips.asub.u.h" => "__builtin_msa_asub_u_h",
1682 "llvm.mips.asub.u.w" => "__builtin_msa_asub_u_w",
1683 "llvm.mips.ave.s.b" => "__builtin_msa_ave_s_b",
1684 "llvm.mips.ave.s.d" => "__builtin_msa_ave_s_d",
1685 "llvm.mips.ave.s.h" => "__builtin_msa_ave_s_h",
1686 "llvm.mips.ave.s.w" => "__builtin_msa_ave_s_w",
1687 "llvm.mips.ave.u.b" => "__builtin_msa_ave_u_b",
1688 "llvm.mips.ave.u.d" => "__builtin_msa_ave_u_d",
1689 "llvm.mips.ave.u.h" => "__builtin_msa_ave_u_h",
1690 "llvm.mips.ave.u.w" => "__builtin_msa_ave_u_w",
1691 "llvm.mips.aver.s.b" => "__builtin_msa_aver_s_b",
1692 "llvm.mips.aver.s.d" => "__builtin_msa_aver_s_d",
1693 "llvm.mips.aver.s.h" => "__builtin_msa_aver_s_h",
1694 "llvm.mips.aver.s.w" => "__builtin_msa_aver_s_w",
1695 "llvm.mips.aver.u.b" => "__builtin_msa_aver_u_b",
1696 "llvm.mips.aver.u.d" => "__builtin_msa_aver_u_d",
1697 "llvm.mips.aver.u.h" => "__builtin_msa_aver_u_h",
1698 "llvm.mips.aver.u.w" => "__builtin_msa_aver_u_w",
1699 "llvm.mips.balign" => "__builtin_mips_balign",
1700 "llvm.mips.bclr.b" => "__builtin_msa_bclr_b",
1701 "llvm.mips.bclr.d" => "__builtin_msa_bclr_d",
1702 "llvm.mips.bclr.h" => "__builtin_msa_bclr_h",
1703 "llvm.mips.bclr.w" => "__builtin_msa_bclr_w",
1704 "llvm.mips.bclri.b" => "__builtin_msa_bclri_b",
1705 "llvm.mips.bclri.d" => "__builtin_msa_bclri_d",
1706 "llvm.mips.bclri.h" => "__builtin_msa_bclri_h",
1707 "llvm.mips.bclri.w" => "__builtin_msa_bclri_w",
1708 "llvm.mips.binsl.b" => "__builtin_msa_binsl_b",
1709 "llvm.mips.binsl.d" => "__builtin_msa_binsl_d",
1710 "llvm.mips.binsl.h" => "__builtin_msa_binsl_h",
1711 "llvm.mips.binsl.w" => "__builtin_msa_binsl_w",
1712 "llvm.mips.binsli.b" => "__builtin_msa_binsli_b",
1713 "llvm.mips.binsli.d" => "__builtin_msa_binsli_d",
1714 "llvm.mips.binsli.h" => "__builtin_msa_binsli_h",
1715 "llvm.mips.binsli.w" => "__builtin_msa_binsli_w",
1716 "llvm.mips.binsr.b" => "__builtin_msa_binsr_b",
1717 "llvm.mips.binsr.d" => "__builtin_msa_binsr_d",
1718 "llvm.mips.binsr.h" => "__builtin_msa_binsr_h",
1719 "llvm.mips.binsr.w" => "__builtin_msa_binsr_w",
1720 "llvm.mips.binsri.b" => "__builtin_msa_binsri_b",
1721 "llvm.mips.binsri.d" => "__builtin_msa_binsri_d",
1722 "llvm.mips.binsri.h" => "__builtin_msa_binsri_h",
1723 "llvm.mips.binsri.w" => "__builtin_msa_binsri_w",
1724 "llvm.mips.bitrev" => "__builtin_mips_bitrev",
1725 "llvm.mips.bmnz.v" => "__builtin_msa_bmnz_v",
1726 "llvm.mips.bmnzi.b" => "__builtin_msa_bmnzi_b",
1727 "llvm.mips.bmz.v" => "__builtin_msa_bmz_v",
1728 "llvm.mips.bmzi.b" => "__builtin_msa_bmzi_b",
1729 "llvm.mips.bneg.b" => "__builtin_msa_bneg_b",
1730 "llvm.mips.bneg.d" => "__builtin_msa_bneg_d",
1731 "llvm.mips.bneg.h" => "__builtin_msa_bneg_h",
1732 "llvm.mips.bneg.w" => "__builtin_msa_bneg_w",
1733 "llvm.mips.bnegi.b" => "__builtin_msa_bnegi_b",
1734 "llvm.mips.bnegi.d" => "__builtin_msa_bnegi_d",
1735 "llvm.mips.bnegi.h" => "__builtin_msa_bnegi_h",
1736 "llvm.mips.bnegi.w" => "__builtin_msa_bnegi_w",
1737 "llvm.mips.bnz.b" => "__builtin_msa_bnz_b",
1738 "llvm.mips.bnz.d" => "__builtin_msa_bnz_d",
1739 "llvm.mips.bnz.h" => "__builtin_msa_bnz_h",
1740 "llvm.mips.bnz.v" => "__builtin_msa_bnz_v",
1741 "llvm.mips.bnz.w" => "__builtin_msa_bnz_w",
1742 "llvm.mips.bposge32" => "__builtin_mips_bposge32",
1743 "llvm.mips.bsel.v" => "__builtin_msa_bsel_v",
1744 "llvm.mips.bseli.b" => "__builtin_msa_bseli_b",
1745 "llvm.mips.bset.b" => "__builtin_msa_bset_b",
1746 "llvm.mips.bset.d" => "__builtin_msa_bset_d",
1747 "llvm.mips.bset.h" => "__builtin_msa_bset_h",
1748 "llvm.mips.bset.w" => "__builtin_msa_bset_w",
1749 "llvm.mips.bseti.b" => "__builtin_msa_bseti_b",
1750 "llvm.mips.bseti.d" => "__builtin_msa_bseti_d",
1751 "llvm.mips.bseti.h" => "__builtin_msa_bseti_h",
1752 "llvm.mips.bseti.w" => "__builtin_msa_bseti_w",
1753 "llvm.mips.bz.b" => "__builtin_msa_bz_b",
1754 "llvm.mips.bz.d" => "__builtin_msa_bz_d",
1755 "llvm.mips.bz.h" => "__builtin_msa_bz_h",
1756 "llvm.mips.bz.v" => "__builtin_msa_bz_v",
1757 "llvm.mips.bz.w" => "__builtin_msa_bz_w",
1758 "llvm.mips.ceq.b" => "__builtin_msa_ceq_b",
1759 "llvm.mips.ceq.d" => "__builtin_msa_ceq_d",
1760 "llvm.mips.ceq.h" => "__builtin_msa_ceq_h",
1761 "llvm.mips.ceq.w" => "__builtin_msa_ceq_w",
1762 "llvm.mips.ceqi.b" => "__builtin_msa_ceqi_b",
1763 "llvm.mips.ceqi.d" => "__builtin_msa_ceqi_d",
1764 "llvm.mips.ceqi.h" => "__builtin_msa_ceqi_h",
1765 "llvm.mips.ceqi.w" => "__builtin_msa_ceqi_w",
1766 "llvm.mips.cfcmsa" => "__builtin_msa_cfcmsa",
1767 "llvm.mips.cle.s.b" => "__builtin_msa_cle_s_b",
1768 "llvm.mips.cle.s.d" => "__builtin_msa_cle_s_d",
1769 "llvm.mips.cle.s.h" => "__builtin_msa_cle_s_h",
1770 "llvm.mips.cle.s.w" => "__builtin_msa_cle_s_w",
1771 "llvm.mips.cle.u.b" => "__builtin_msa_cle_u_b",
1772 "llvm.mips.cle.u.d" => "__builtin_msa_cle_u_d",
1773 "llvm.mips.cle.u.h" => "__builtin_msa_cle_u_h",
1774 "llvm.mips.cle.u.w" => "__builtin_msa_cle_u_w",
1775 "llvm.mips.clei.s.b" => "__builtin_msa_clei_s_b",
1776 "llvm.mips.clei.s.d" => "__builtin_msa_clei_s_d",
1777 "llvm.mips.clei.s.h" => "__builtin_msa_clei_s_h",
1778 "llvm.mips.clei.s.w" => "__builtin_msa_clei_s_w",
1779 "llvm.mips.clei.u.b" => "__builtin_msa_clei_u_b",
1780 "llvm.mips.clei.u.d" => "__builtin_msa_clei_u_d",
1781 "llvm.mips.clei.u.h" => "__builtin_msa_clei_u_h",
1782 "llvm.mips.clei.u.w" => "__builtin_msa_clei_u_w",
1783 "llvm.mips.clt.s.b" => "__builtin_msa_clt_s_b",
1784 "llvm.mips.clt.s.d" => "__builtin_msa_clt_s_d",
1785 "llvm.mips.clt.s.h" => "__builtin_msa_clt_s_h",
1786 "llvm.mips.clt.s.w" => "__builtin_msa_clt_s_w",
1787 "llvm.mips.clt.u.b" => "__builtin_msa_clt_u_b",
1788 "llvm.mips.clt.u.d" => "__builtin_msa_clt_u_d",
1789 "llvm.mips.clt.u.h" => "__builtin_msa_clt_u_h",
1790 "llvm.mips.clt.u.w" => "__builtin_msa_clt_u_w",
1791 "llvm.mips.clti.s.b" => "__builtin_msa_clti_s_b",
1792 "llvm.mips.clti.s.d" => "__builtin_msa_clti_s_d",
1793 "llvm.mips.clti.s.h" => "__builtin_msa_clti_s_h",
1794 "llvm.mips.clti.s.w" => "__builtin_msa_clti_s_w",
1795 "llvm.mips.clti.u.b" => "__builtin_msa_clti_u_b",
1796 "llvm.mips.clti.u.d" => "__builtin_msa_clti_u_d",
1797 "llvm.mips.clti.u.h" => "__builtin_msa_clti_u_h",
1798 "llvm.mips.clti.u.w" => "__builtin_msa_clti_u_w",
1799 "llvm.mips.cmp.eq.ph" => "__builtin_mips_cmp_eq_ph",
1800 "llvm.mips.cmp.le.ph" => "__builtin_mips_cmp_le_ph",
1801 "llvm.mips.cmp.lt.ph" => "__builtin_mips_cmp_lt_ph",
1802 "llvm.mips.cmpgdu.eq.qb" => "__builtin_mips_cmpgdu_eq_qb",
1803 "llvm.mips.cmpgdu.le.qb" => "__builtin_mips_cmpgdu_le_qb",
1804 "llvm.mips.cmpgdu.lt.qb" => "__builtin_mips_cmpgdu_lt_qb",
1805 "llvm.mips.cmpgu.eq.qb" => "__builtin_mips_cmpgu_eq_qb",
1806 "llvm.mips.cmpgu.le.qb" => "__builtin_mips_cmpgu_le_qb",
1807 "llvm.mips.cmpgu.lt.qb" => "__builtin_mips_cmpgu_lt_qb",
1808 "llvm.mips.cmpu.eq.qb" => "__builtin_mips_cmpu_eq_qb",
1809 "llvm.mips.cmpu.le.qb" => "__builtin_mips_cmpu_le_qb",
1810 "llvm.mips.cmpu.lt.qb" => "__builtin_mips_cmpu_lt_qb",
1811 "llvm.mips.copy.s.b" => "__builtin_msa_copy_s_b",
1812 "llvm.mips.copy.s.d" => "__builtin_msa_copy_s_d",
1813 "llvm.mips.copy.s.h" => "__builtin_msa_copy_s_h",
1814 "llvm.mips.copy.s.w" => "__builtin_msa_copy_s_w",
1815 "llvm.mips.copy.u.b" => "__builtin_msa_copy_u_b",
1816 "llvm.mips.copy.u.d" => "__builtin_msa_copy_u_d",
1817 "llvm.mips.copy.u.h" => "__builtin_msa_copy_u_h",
1818 "llvm.mips.copy.u.w" => "__builtin_msa_copy_u_w",
1819 "llvm.mips.ctcmsa" => "__builtin_msa_ctcmsa",
1820 "llvm.mips.div.s.b" => "__builtin_msa_div_s_b",
1821 "llvm.mips.div.s.d" => "__builtin_msa_div_s_d",
1822 "llvm.mips.div.s.h" => "__builtin_msa_div_s_h",
1823 "llvm.mips.div.s.w" => "__builtin_msa_div_s_w",
1824 "llvm.mips.div.u.b" => "__builtin_msa_div_u_b",
1825 "llvm.mips.div.u.d" => "__builtin_msa_div_u_d",
1826 "llvm.mips.div.u.h" => "__builtin_msa_div_u_h",
1827 "llvm.mips.div.u.w" => "__builtin_msa_div_u_w",
1828 "llvm.mips.dlsa" => "__builtin_mips_dlsa",
1829 "llvm.mips.dotp.s.d" => "__builtin_msa_dotp_s_d",
1830 "llvm.mips.dotp.s.h" => "__builtin_msa_dotp_s_h",
1831 "llvm.mips.dotp.s.w" => "__builtin_msa_dotp_s_w",
1832 "llvm.mips.dotp.u.d" => "__builtin_msa_dotp_u_d",
1833 "llvm.mips.dotp.u.h" => "__builtin_msa_dotp_u_h",
1834 "llvm.mips.dotp.u.w" => "__builtin_msa_dotp_u_w",
1835 "llvm.mips.dpa.w.ph" => "__builtin_mips_dpa_w_ph",
1836 "llvm.mips.dpadd.s.d" => "__builtin_msa_dpadd_s_d",
1837 "llvm.mips.dpadd.s.h" => "__builtin_msa_dpadd_s_h",
1838 "llvm.mips.dpadd.s.w" => "__builtin_msa_dpadd_s_w",
1839 "llvm.mips.dpadd.u.d" => "__builtin_msa_dpadd_u_d",
1840 "llvm.mips.dpadd.u.h" => "__builtin_msa_dpadd_u_h",
1841 "llvm.mips.dpadd.u.w" => "__builtin_msa_dpadd_u_w",
1842 "llvm.mips.dpaq.s.w.ph" => "__builtin_mips_dpaq_s_w_ph",
1843 "llvm.mips.dpaq.sa.l.w" => "__builtin_mips_dpaq_sa_l_w",
1844 "llvm.mips.dpaqx.s.w.ph" => "__builtin_mips_dpaqx_s_w_ph",
1845 "llvm.mips.dpaqx.sa.w.ph" => "__builtin_mips_dpaqx_sa_w_ph",
1846 "llvm.mips.dpau.h.qbl" => "__builtin_mips_dpau_h_qbl",
1847 "llvm.mips.dpau.h.qbr" => "__builtin_mips_dpau_h_qbr",
1848 "llvm.mips.dpax.w.ph" => "__builtin_mips_dpax_w_ph",
1849 "llvm.mips.dps.w.ph" => "__builtin_mips_dps_w_ph",
1850 "llvm.mips.dpsq.s.w.ph" => "__builtin_mips_dpsq_s_w_ph",
1851 "llvm.mips.dpsq.sa.l.w" => "__builtin_mips_dpsq_sa_l_w",
1852 "llvm.mips.dpsqx.s.w.ph" => "__builtin_mips_dpsqx_s_w_ph",
1853 "llvm.mips.dpsqx.sa.w.ph" => "__builtin_mips_dpsqx_sa_w_ph",
1854 "llvm.mips.dpsu.h.qbl" => "__builtin_mips_dpsu_h_qbl",
1855 "llvm.mips.dpsu.h.qbr" => "__builtin_mips_dpsu_h_qbr",
1856 "llvm.mips.dpsub.s.d" => "__builtin_msa_dpsub_s_d",
1857 "llvm.mips.dpsub.s.h" => "__builtin_msa_dpsub_s_h",
1858 "llvm.mips.dpsub.s.w" => "__builtin_msa_dpsub_s_w",
1859 "llvm.mips.dpsub.u.d" => "__builtin_msa_dpsub_u_d",
1860 "llvm.mips.dpsub.u.h" => "__builtin_msa_dpsub_u_h",
1861 "llvm.mips.dpsub.u.w" => "__builtin_msa_dpsub_u_w",
1862 "llvm.mips.dpsx.w.ph" => "__builtin_mips_dpsx_w_ph",
1863 "llvm.mips.extp" => "__builtin_mips_extp",
1864 "llvm.mips.extpdp" => "__builtin_mips_extpdp",
1865 "llvm.mips.extr.r.w" => "__builtin_mips_extr_r_w",
1866 "llvm.mips.extr.rs.w" => "__builtin_mips_extr_rs_w",
1867 "llvm.mips.extr.s.h" => "__builtin_mips_extr_s_h",
1868 "llvm.mips.extr.w" => "__builtin_mips_extr_w",
1869 "llvm.mips.fadd.d" => "__builtin_msa_fadd_d",
1870 "llvm.mips.fadd.w" => "__builtin_msa_fadd_w",
1871 "llvm.mips.fcaf.d" => "__builtin_msa_fcaf_d",
1872 "llvm.mips.fcaf.w" => "__builtin_msa_fcaf_w",
1873 "llvm.mips.fceq.d" => "__builtin_msa_fceq_d",
1874 "llvm.mips.fceq.w" => "__builtin_msa_fceq_w",
1875 "llvm.mips.fclass.d" => "__builtin_msa_fclass_d",
1876 "llvm.mips.fclass.w" => "__builtin_msa_fclass_w",
1877 "llvm.mips.fcle.d" => "__builtin_msa_fcle_d",
1878 "llvm.mips.fcle.w" => "__builtin_msa_fcle_w",
1879 "llvm.mips.fclt.d" => "__builtin_msa_fclt_d",
1880 "llvm.mips.fclt.w" => "__builtin_msa_fclt_w",
1881 "llvm.mips.fcne.d" => "__builtin_msa_fcne_d",
1882 "llvm.mips.fcne.w" => "__builtin_msa_fcne_w",
1883 "llvm.mips.fcor.d" => "__builtin_msa_fcor_d",
1884 "llvm.mips.fcor.w" => "__builtin_msa_fcor_w",
1885 "llvm.mips.fcueq.d" => "__builtin_msa_fcueq_d",
1886 "llvm.mips.fcueq.w" => "__builtin_msa_fcueq_w",
1887 "llvm.mips.fcule.d" => "__builtin_msa_fcule_d",
1888 "llvm.mips.fcule.w" => "__builtin_msa_fcule_w",
1889 "llvm.mips.fcult.d" => "__builtin_msa_fcult_d",
1890 "llvm.mips.fcult.w" => "__builtin_msa_fcult_w",
1891 "llvm.mips.fcun.d" => "__builtin_msa_fcun_d",
1892 "llvm.mips.fcun.w" => "__builtin_msa_fcun_w",
1893 "llvm.mips.fcune.d" => "__builtin_msa_fcune_d",
1894 "llvm.mips.fcune.w" => "__builtin_msa_fcune_w",
1895 "llvm.mips.fdiv.d" => "__builtin_msa_fdiv_d",
1896 "llvm.mips.fdiv.w" => "__builtin_msa_fdiv_w",
1897 "llvm.mips.fexdo.h" => "__builtin_msa_fexdo_h",
1898 "llvm.mips.fexdo.w" => "__builtin_msa_fexdo_w",
1899 "llvm.mips.fexp2.d" => "__builtin_msa_fexp2_d",
1900 "llvm.mips.fexp2.w" => "__builtin_msa_fexp2_w",
1901 "llvm.mips.fexupl.d" => "__builtin_msa_fexupl_d",
1902 "llvm.mips.fexupl.w" => "__builtin_msa_fexupl_w",
1903 "llvm.mips.fexupr.d" => "__builtin_msa_fexupr_d",
1904 "llvm.mips.fexupr.w" => "__builtin_msa_fexupr_w",
1905 "llvm.mips.ffint.s.d" => "__builtin_msa_ffint_s_d",
1906 "llvm.mips.ffint.s.w" => "__builtin_msa_ffint_s_w",
1907 "llvm.mips.ffint.u.d" => "__builtin_msa_ffint_u_d",
1908 "llvm.mips.ffint.u.w" => "__builtin_msa_ffint_u_w",
1909 "llvm.mips.ffql.d" => "__builtin_msa_ffql_d",
1910 "llvm.mips.ffql.w" => "__builtin_msa_ffql_w",
1911 "llvm.mips.ffqr.d" => "__builtin_msa_ffqr_d",
1912 "llvm.mips.ffqr.w" => "__builtin_msa_ffqr_w",
1913 "llvm.mips.fill.b" => "__builtin_msa_fill_b",
1914 "llvm.mips.fill.d" => "__builtin_msa_fill_d",
1915 "llvm.mips.fill.h" => "__builtin_msa_fill_h",
1916 "llvm.mips.fill.w" => "__builtin_msa_fill_w",
1917 "llvm.mips.flog2.d" => "__builtin_msa_flog2_d",
1918 "llvm.mips.flog2.w" => "__builtin_msa_flog2_w",
1919 "llvm.mips.fmadd.d" => "__builtin_msa_fmadd_d",
1920 "llvm.mips.fmadd.w" => "__builtin_msa_fmadd_w",
1921 "llvm.mips.fmax.a.d" => "__builtin_msa_fmax_a_d",
1922 "llvm.mips.fmax.a.w" => "__builtin_msa_fmax_a_w",
1923 "llvm.mips.fmax.d" => "__builtin_msa_fmax_d",
1924 "llvm.mips.fmax.w" => "__builtin_msa_fmax_w",
1925 "llvm.mips.fmin.a.d" => "__builtin_msa_fmin_a_d",
1926 "llvm.mips.fmin.a.w" => "__builtin_msa_fmin_a_w",
1927 "llvm.mips.fmin.d" => "__builtin_msa_fmin_d",
1928 "llvm.mips.fmin.w" => "__builtin_msa_fmin_w",
1929 "llvm.mips.fmsub.d" => "__builtin_msa_fmsub_d",
1930 "llvm.mips.fmsub.w" => "__builtin_msa_fmsub_w",
1931 "llvm.mips.fmul.d" => "__builtin_msa_fmul_d",
1932 "llvm.mips.fmul.w" => "__builtin_msa_fmul_w",
1933 "llvm.mips.frcp.d" => "__builtin_msa_frcp_d",
1934 "llvm.mips.frcp.w" => "__builtin_msa_frcp_w",
1935 "llvm.mips.frint.d" => "__builtin_msa_frint_d",
1936 "llvm.mips.frint.w" => "__builtin_msa_frint_w",
1937 "llvm.mips.frsqrt.d" => "__builtin_msa_frsqrt_d",
1938 "llvm.mips.frsqrt.w" => "__builtin_msa_frsqrt_w",
1939 "llvm.mips.fsaf.d" => "__builtin_msa_fsaf_d",
1940 "llvm.mips.fsaf.w" => "__builtin_msa_fsaf_w",
1941 "llvm.mips.fseq.d" => "__builtin_msa_fseq_d",
1942 "llvm.mips.fseq.w" => "__builtin_msa_fseq_w",
1943 "llvm.mips.fsle.d" => "__builtin_msa_fsle_d",
1944 "llvm.mips.fsle.w" => "__builtin_msa_fsle_w",
1945 "llvm.mips.fslt.d" => "__builtin_msa_fslt_d",
1946 "llvm.mips.fslt.w" => "__builtin_msa_fslt_w",
1947 "llvm.mips.fsne.d" => "__builtin_msa_fsne_d",
1948 "llvm.mips.fsne.w" => "__builtin_msa_fsne_w",
1949 "llvm.mips.fsor.d" => "__builtin_msa_fsor_d",
1950 "llvm.mips.fsor.w" => "__builtin_msa_fsor_w",
1951 "llvm.mips.fsqrt.d" => "__builtin_msa_fsqrt_d",
1952 "llvm.mips.fsqrt.w" => "__builtin_msa_fsqrt_w",
1953 "llvm.mips.fsub.d" => "__builtin_msa_fsub_d",
1954 "llvm.mips.fsub.w" => "__builtin_msa_fsub_w",
1955 "llvm.mips.fsueq.d" => "__builtin_msa_fsueq_d",
1956 "llvm.mips.fsueq.w" => "__builtin_msa_fsueq_w",
1957 "llvm.mips.fsule.d" => "__builtin_msa_fsule_d",
1958 "llvm.mips.fsule.w" => "__builtin_msa_fsule_w",
1959 "llvm.mips.fsult.d" => "__builtin_msa_fsult_d",
1960 "llvm.mips.fsult.w" => "__builtin_msa_fsult_w",
1961 "llvm.mips.fsun.d" => "__builtin_msa_fsun_d",
1962 "llvm.mips.fsun.w" => "__builtin_msa_fsun_w",
1963 "llvm.mips.fsune.d" => "__builtin_msa_fsune_d",
1964 "llvm.mips.fsune.w" => "__builtin_msa_fsune_w",
1965 "llvm.mips.ftint.s.d" => "__builtin_msa_ftint_s_d",
1966 "llvm.mips.ftint.s.w" => "__builtin_msa_ftint_s_w",
1967 "llvm.mips.ftint.u.d" => "__builtin_msa_ftint_u_d",
1968 "llvm.mips.ftint.u.w" => "__builtin_msa_ftint_u_w",
1969 "llvm.mips.ftq.h" => "__builtin_msa_ftq_h",
1970 "llvm.mips.ftq.w" => "__builtin_msa_ftq_w",
1971 "llvm.mips.ftrunc.s.d" => "__builtin_msa_ftrunc_s_d",
1972 "llvm.mips.ftrunc.s.w" => "__builtin_msa_ftrunc_s_w",
1973 "llvm.mips.ftrunc.u.d" => "__builtin_msa_ftrunc_u_d",
1974 "llvm.mips.ftrunc.u.w" => "__builtin_msa_ftrunc_u_w",
1975 "llvm.mips.hadd.s.d" => "__builtin_msa_hadd_s_d",
1976 "llvm.mips.hadd.s.h" => "__builtin_msa_hadd_s_h",
1977 "llvm.mips.hadd.s.w" => "__builtin_msa_hadd_s_w",
1978 "llvm.mips.hadd.u.d" => "__builtin_msa_hadd_u_d",
1979 "llvm.mips.hadd.u.h" => "__builtin_msa_hadd_u_h",
1980 "llvm.mips.hadd.u.w" => "__builtin_msa_hadd_u_w",
1981 "llvm.mips.hsub.s.d" => "__builtin_msa_hsub_s_d",
1982 "llvm.mips.hsub.s.h" => "__builtin_msa_hsub_s_h",
1983 "llvm.mips.hsub.s.w" => "__builtin_msa_hsub_s_w",
1984 "llvm.mips.hsub.u.d" => "__builtin_msa_hsub_u_d",
1985 "llvm.mips.hsub.u.h" => "__builtin_msa_hsub_u_h",
1986 "llvm.mips.hsub.u.w" => "__builtin_msa_hsub_u_w",
1987 "llvm.mips.ilvev.b" => "__builtin_msa_ilvev_b",
1988 "llvm.mips.ilvev.d" => "__builtin_msa_ilvev_d",
1989 "llvm.mips.ilvev.h" => "__builtin_msa_ilvev_h",
1990 "llvm.mips.ilvev.w" => "__builtin_msa_ilvev_w",
1991 "llvm.mips.ilvl.b" => "__builtin_msa_ilvl_b",
1992 "llvm.mips.ilvl.d" => "__builtin_msa_ilvl_d",
1993 "llvm.mips.ilvl.h" => "__builtin_msa_ilvl_h",
1994 "llvm.mips.ilvl.w" => "__builtin_msa_ilvl_w",
1995 "llvm.mips.ilvod.b" => "__builtin_msa_ilvod_b",
1996 "llvm.mips.ilvod.d" => "__builtin_msa_ilvod_d",
1997 "llvm.mips.ilvod.h" => "__builtin_msa_ilvod_h",
1998 "llvm.mips.ilvod.w" => "__builtin_msa_ilvod_w",
1999 "llvm.mips.ilvr.b" => "__builtin_msa_ilvr_b",
2000 "llvm.mips.ilvr.d" => "__builtin_msa_ilvr_d",
2001 "llvm.mips.ilvr.h" => "__builtin_msa_ilvr_h",
2002 "llvm.mips.ilvr.w" => "__builtin_msa_ilvr_w",
2003 "llvm.mips.insert.b" => "__builtin_msa_insert_b",
2004 "llvm.mips.insert.d" => "__builtin_msa_insert_d",
2005 "llvm.mips.insert.h" => "__builtin_msa_insert_h",
2006 "llvm.mips.insert.w" => "__builtin_msa_insert_w",
2007 "llvm.mips.insv" => "__builtin_mips_insv",
2008 "llvm.mips.insve.b" => "__builtin_msa_insve_b",
2009 "llvm.mips.insve.d" => "__builtin_msa_insve_d",
2010 "llvm.mips.insve.h" => "__builtin_msa_insve_h",
2011 "llvm.mips.insve.w" => "__builtin_msa_insve_w",
2012 "llvm.mips.lbux" => "__builtin_mips_lbux",
2013 "llvm.mips.ld.b" => "__builtin_msa_ld_b",
2014 "llvm.mips.ld.d" => "__builtin_msa_ld_d",
2015 "llvm.mips.ld.h" => "__builtin_msa_ld_h",
2016 "llvm.mips.ld.w" => "__builtin_msa_ld_w",
2017 "llvm.mips.ldi.b" => "__builtin_msa_ldi_b",
2018 "llvm.mips.ldi.d" => "__builtin_msa_ldi_d",
2019 "llvm.mips.ldi.h" => "__builtin_msa_ldi_h",
2020 "llvm.mips.ldi.w" => "__builtin_msa_ldi_w",
2021 "llvm.mips.ldr.d" => "__builtin_msa_ldr_d",
2022 "llvm.mips.ldr.w" => "__builtin_msa_ldr_w",
2023 "llvm.mips.lhx" => "__builtin_mips_lhx",
2024 "llvm.mips.lsa" => "__builtin_mips_lsa",
2025 "llvm.mips.lwx" => "__builtin_mips_lwx",
2026 "llvm.mips.madd" => "__builtin_mips_madd",
2027 "llvm.mips.madd.q.h" => "__builtin_msa_madd_q_h",
2028 "llvm.mips.madd.q.w" => "__builtin_msa_madd_q_w",
2029 "llvm.mips.maddr.q.h" => "__builtin_msa_maddr_q_h",
2030 "llvm.mips.maddr.q.w" => "__builtin_msa_maddr_q_w",
2031 "llvm.mips.maddu" => "__builtin_mips_maddu",
2032 "llvm.mips.maddv.b" => "__builtin_msa_maddv_b",
2033 "llvm.mips.maddv.d" => "__builtin_msa_maddv_d",
2034 "llvm.mips.maddv.h" => "__builtin_msa_maddv_h",
2035 "llvm.mips.maddv.w" => "__builtin_msa_maddv_w",
2036 "llvm.mips.maq.s.w.phl" => "__builtin_mips_maq_s_w_phl",
2037 "llvm.mips.maq.s.w.phr" => "__builtin_mips_maq_s_w_phr",
2038 "llvm.mips.maq.sa.w.phl" => "__builtin_mips_maq_sa_w_phl",
2039 "llvm.mips.maq.sa.w.phr" => "__builtin_mips_maq_sa_w_phr",
2040 "llvm.mips.max.a.b" => "__builtin_msa_max_a_b",
2041 "llvm.mips.max.a.d" => "__builtin_msa_max_a_d",
2042 "llvm.mips.max.a.h" => "__builtin_msa_max_a_h",
2043 "llvm.mips.max.a.w" => "__builtin_msa_max_a_w",
2044 "llvm.mips.max.s.b" => "__builtin_msa_max_s_b",
2045 "llvm.mips.max.s.d" => "__builtin_msa_max_s_d",
2046 "llvm.mips.max.s.h" => "__builtin_msa_max_s_h",
2047 "llvm.mips.max.s.w" => "__builtin_msa_max_s_w",
2048 "llvm.mips.max.u.b" => "__builtin_msa_max_u_b",
2049 "llvm.mips.max.u.d" => "__builtin_msa_max_u_d",
2050 "llvm.mips.max.u.h" => "__builtin_msa_max_u_h",
2051 "llvm.mips.max.u.w" => "__builtin_msa_max_u_w",
2052 "llvm.mips.maxi.s.b" => "__builtin_msa_maxi_s_b",
2053 "llvm.mips.maxi.s.d" => "__builtin_msa_maxi_s_d",
2054 "llvm.mips.maxi.s.h" => "__builtin_msa_maxi_s_h",
2055 "llvm.mips.maxi.s.w" => "__builtin_msa_maxi_s_w",
2056 "llvm.mips.maxi.u.b" => "__builtin_msa_maxi_u_b",
2057 "llvm.mips.maxi.u.d" => "__builtin_msa_maxi_u_d",
2058 "llvm.mips.maxi.u.h" => "__builtin_msa_maxi_u_h",
2059 "llvm.mips.maxi.u.w" => "__builtin_msa_maxi_u_w",
2060 "llvm.mips.min.a.b" => "__builtin_msa_min_a_b",
2061 "llvm.mips.min.a.d" => "__builtin_msa_min_a_d",
2062 "llvm.mips.min.a.h" => "__builtin_msa_min_a_h",
2063 "llvm.mips.min.a.w" => "__builtin_msa_min_a_w",
2064 "llvm.mips.min.s.b" => "__builtin_msa_min_s_b",
2065 "llvm.mips.min.s.d" => "__builtin_msa_min_s_d",
2066 "llvm.mips.min.s.h" => "__builtin_msa_min_s_h",
2067 "llvm.mips.min.s.w" => "__builtin_msa_min_s_w",
2068 "llvm.mips.min.u.b" => "__builtin_msa_min_u_b",
2069 "llvm.mips.min.u.d" => "__builtin_msa_min_u_d",
2070 "llvm.mips.min.u.h" => "__builtin_msa_min_u_h",
2071 "llvm.mips.min.u.w" => "__builtin_msa_min_u_w",
2072 "llvm.mips.mini.s.b" => "__builtin_msa_mini_s_b",
2073 "llvm.mips.mini.s.d" => "__builtin_msa_mini_s_d",
2074 "llvm.mips.mini.s.h" => "__builtin_msa_mini_s_h",
2075 "llvm.mips.mini.s.w" => "__builtin_msa_mini_s_w",
2076 "llvm.mips.mini.u.b" => "__builtin_msa_mini_u_b",
2077 "llvm.mips.mini.u.d" => "__builtin_msa_mini_u_d",
2078 "llvm.mips.mini.u.h" => "__builtin_msa_mini_u_h",
2079 "llvm.mips.mini.u.w" => "__builtin_msa_mini_u_w",
2080 "llvm.mips.mod.s.b" => "__builtin_msa_mod_s_b",
2081 "llvm.mips.mod.s.d" => "__builtin_msa_mod_s_d",
2082 "llvm.mips.mod.s.h" => "__builtin_msa_mod_s_h",
2083 "llvm.mips.mod.s.w" => "__builtin_msa_mod_s_w",
2084 "llvm.mips.mod.u.b" => "__builtin_msa_mod_u_b",
2085 "llvm.mips.mod.u.d" => "__builtin_msa_mod_u_d",
2086 "llvm.mips.mod.u.h" => "__builtin_msa_mod_u_h",
2087 "llvm.mips.mod.u.w" => "__builtin_msa_mod_u_w",
2088 "llvm.mips.modsub" => "__builtin_mips_modsub",
2089 "llvm.mips.move.v" => "__builtin_msa_move_v",
2090 "llvm.mips.msub" => "__builtin_mips_msub",
2091 "llvm.mips.msub.q.h" => "__builtin_msa_msub_q_h",
2092 "llvm.mips.msub.q.w" => "__builtin_msa_msub_q_w",
2093 "llvm.mips.msubr.q.h" => "__builtin_msa_msubr_q_h",
2094 "llvm.mips.msubr.q.w" => "__builtin_msa_msubr_q_w",
2095 "llvm.mips.msubu" => "__builtin_mips_msubu",
2096 "llvm.mips.msubv.b" => "__builtin_msa_msubv_b",
2097 "llvm.mips.msubv.d" => "__builtin_msa_msubv_d",
2098 "llvm.mips.msubv.h" => "__builtin_msa_msubv_h",
2099 "llvm.mips.msubv.w" => "__builtin_msa_msubv_w",
2100 "llvm.mips.mthlip" => "__builtin_mips_mthlip",
2101 "llvm.mips.mul.ph" => "__builtin_mips_mul_ph",
2102 "llvm.mips.mul.q.h" => "__builtin_msa_mul_q_h",
2103 "llvm.mips.mul.q.w" => "__builtin_msa_mul_q_w",
2104 "llvm.mips.mul.s.ph" => "__builtin_mips_mul_s_ph",
2105 "llvm.mips.muleq.s.w.phl" => "__builtin_mips_muleq_s_w_phl",
2106 "llvm.mips.muleq.s.w.phr" => "__builtin_mips_muleq_s_w_phr",
2107 "llvm.mips.muleu.s.ph.qbl" => "__builtin_mips_muleu_s_ph_qbl",
2108 "llvm.mips.muleu.s.ph.qbr" => "__builtin_mips_muleu_s_ph_qbr",
2109 "llvm.mips.mulq.rs.ph" => "__builtin_mips_mulq_rs_ph",
2110 "llvm.mips.mulq.rs.w" => "__builtin_mips_mulq_rs_w",
2111 "llvm.mips.mulq.s.ph" => "__builtin_mips_mulq_s_ph",
2112 "llvm.mips.mulq.s.w" => "__builtin_mips_mulq_s_w",
2113 "llvm.mips.mulr.q.h" => "__builtin_msa_mulr_q_h",
2114 "llvm.mips.mulr.q.w" => "__builtin_msa_mulr_q_w",
2115 "llvm.mips.mulsa.w.ph" => "__builtin_mips_mulsa_w_ph",
2116 "llvm.mips.mulsaq.s.w.ph" => "__builtin_mips_mulsaq_s_w_ph",
2117 "llvm.mips.mult" => "__builtin_mips_mult",
2118 "llvm.mips.multu" => "__builtin_mips_multu",
2119 "llvm.mips.mulv.b" => "__builtin_msa_mulv_b",
2120 "llvm.mips.mulv.d" => "__builtin_msa_mulv_d",
2121 "llvm.mips.mulv.h" => "__builtin_msa_mulv_h",
2122 "llvm.mips.mulv.w" => "__builtin_msa_mulv_w",
2123 "llvm.mips.nloc.b" => "__builtin_msa_nloc_b",
2124 "llvm.mips.nloc.d" => "__builtin_msa_nloc_d",
2125 "llvm.mips.nloc.h" => "__builtin_msa_nloc_h",
2126 "llvm.mips.nloc.w" => "__builtin_msa_nloc_w",
2127 "llvm.mips.nlzc.b" => "__builtin_msa_nlzc_b",
2128 "llvm.mips.nlzc.d" => "__builtin_msa_nlzc_d",
2129 "llvm.mips.nlzc.h" => "__builtin_msa_nlzc_h",
2130 "llvm.mips.nlzc.w" => "__builtin_msa_nlzc_w",
2131 "llvm.mips.nor.v" => "__builtin_msa_nor_v",
2132 "llvm.mips.nori.b" => "__builtin_msa_nori_b",
2133 "llvm.mips.or.v" => "__builtin_msa_or_v",
2134 "llvm.mips.ori.b" => "__builtin_msa_ori_b",
2135 "llvm.mips.packrl.ph" => "__builtin_mips_packrl_ph",
2136 "llvm.mips.pckev.b" => "__builtin_msa_pckev_b",
2137 "llvm.mips.pckev.d" => "__builtin_msa_pckev_d",
2138 "llvm.mips.pckev.h" => "__builtin_msa_pckev_h",
2139 "llvm.mips.pckev.w" => "__builtin_msa_pckev_w",
2140 "llvm.mips.pckod.b" => "__builtin_msa_pckod_b",
2141 "llvm.mips.pckod.d" => "__builtin_msa_pckod_d",
2142 "llvm.mips.pckod.h" => "__builtin_msa_pckod_h",
2143 "llvm.mips.pckod.w" => "__builtin_msa_pckod_w",
2144 "llvm.mips.pcnt.b" => "__builtin_msa_pcnt_b",
2145 "llvm.mips.pcnt.d" => "__builtin_msa_pcnt_d",
2146 "llvm.mips.pcnt.h" => "__builtin_msa_pcnt_h",
2147 "llvm.mips.pcnt.w" => "__builtin_msa_pcnt_w",
2148 "llvm.mips.pick.ph" => "__builtin_mips_pick_ph",
2149 "llvm.mips.pick.qb" => "__builtin_mips_pick_qb",
2150 "llvm.mips.preceq.w.phl" => "__builtin_mips_preceq_w_phl",
2151 "llvm.mips.preceq.w.phr" => "__builtin_mips_preceq_w_phr",
2152 "llvm.mips.precequ.ph.qbl" => "__builtin_mips_precequ_ph_qbl",
2153 "llvm.mips.precequ.ph.qbla" => "__builtin_mips_precequ_ph_qbla",
2154 "llvm.mips.precequ.ph.qbr" => "__builtin_mips_precequ_ph_qbr",
2155 "llvm.mips.precequ.ph.qbra" => "__builtin_mips_precequ_ph_qbra",
2156 "llvm.mips.preceu.ph.qbl" => "__builtin_mips_preceu_ph_qbl",
2157 "llvm.mips.preceu.ph.qbla" => "__builtin_mips_preceu_ph_qbla",
2158 "llvm.mips.preceu.ph.qbr" => "__builtin_mips_preceu_ph_qbr",
2159 "llvm.mips.preceu.ph.qbra" => "__builtin_mips_preceu_ph_qbra",
2160 "llvm.mips.precr.qb.ph" => "__builtin_mips_precr_qb_ph",
2161 "llvm.mips.precr.sra.ph.w" => "__builtin_mips_precr_sra_ph_w",
2162 "llvm.mips.precr.sra.r.ph.w" => "__builtin_mips_precr_sra_r_ph_w",
2163 "llvm.mips.precrq.ph.w" => "__builtin_mips_precrq_ph_w",
2164 "llvm.mips.precrq.qb.ph" => "__builtin_mips_precrq_qb_ph",
2165 "llvm.mips.precrq.rs.ph.w" => "__builtin_mips_precrq_rs_ph_w",
2166 "llvm.mips.precrqu.s.qb.ph" => "__builtin_mips_precrqu_s_qb_ph",
2167 "llvm.mips.prepend" => "__builtin_mips_prepend",
2168 "llvm.mips.raddu.w.qb" => "__builtin_mips_raddu_w_qb",
2169 "llvm.mips.rddsp" => "__builtin_mips_rddsp",
2170 "llvm.mips.repl.ph" => "__builtin_mips_repl_ph",
2171 "llvm.mips.repl.qb" => "__builtin_mips_repl_qb",
2172 "llvm.mips.sat.s.b" => "__builtin_msa_sat_s_b",
2173 "llvm.mips.sat.s.d" => "__builtin_msa_sat_s_d",
2174 "llvm.mips.sat.s.h" => "__builtin_msa_sat_s_h",
2175 "llvm.mips.sat.s.w" => "__builtin_msa_sat_s_w",
2176 "llvm.mips.sat.u.b" => "__builtin_msa_sat_u_b",
2177 "llvm.mips.sat.u.d" => "__builtin_msa_sat_u_d",
2178 "llvm.mips.sat.u.h" => "__builtin_msa_sat_u_h",
2179 "llvm.mips.sat.u.w" => "__builtin_msa_sat_u_w",
2180 "llvm.mips.shf.b" => "__builtin_msa_shf_b",
2181 "llvm.mips.shf.h" => "__builtin_msa_shf_h",
2182 "llvm.mips.shf.w" => "__builtin_msa_shf_w",
2183 "llvm.mips.shilo" => "__builtin_mips_shilo",
2184 "llvm.mips.shll.ph" => "__builtin_mips_shll_ph",
2185 "llvm.mips.shll.qb" => "__builtin_mips_shll_qb",
2186 "llvm.mips.shll.s.ph" => "__builtin_mips_shll_s_ph",
2187 "llvm.mips.shll.s.w" => "__builtin_mips_shll_s_w",
2188 "llvm.mips.shra.ph" => "__builtin_mips_shra_ph",
2189 "llvm.mips.shra.qb" => "__builtin_mips_shra_qb",
2190 "llvm.mips.shra.r.ph" => "__builtin_mips_shra_r_ph",
2191 "llvm.mips.shra.r.qb" => "__builtin_mips_shra_r_qb",
2192 "llvm.mips.shra.r.w" => "__builtin_mips_shra_r_w",
2193 "llvm.mips.shrl.ph" => "__builtin_mips_shrl_ph",
2194 "llvm.mips.shrl.qb" => "__builtin_mips_shrl_qb",
2195 "llvm.mips.sld.b" => "__builtin_msa_sld_b",
2196 "llvm.mips.sld.d" => "__builtin_msa_sld_d",
2197 "llvm.mips.sld.h" => "__builtin_msa_sld_h",
2198 "llvm.mips.sld.w" => "__builtin_msa_sld_w",
2199 "llvm.mips.sldi.b" => "__builtin_msa_sldi_b",
2200 "llvm.mips.sldi.d" => "__builtin_msa_sldi_d",
2201 "llvm.mips.sldi.h" => "__builtin_msa_sldi_h",
2202 "llvm.mips.sldi.w" => "__builtin_msa_sldi_w",
2203 "llvm.mips.sll.b" => "__builtin_msa_sll_b",
2204 "llvm.mips.sll.d" => "__builtin_msa_sll_d",
2205 "llvm.mips.sll.h" => "__builtin_msa_sll_h",
2206 "llvm.mips.sll.w" => "__builtin_msa_sll_w",
2207 "llvm.mips.slli.b" => "__builtin_msa_slli_b",
2208 "llvm.mips.slli.d" => "__builtin_msa_slli_d",
2209 "llvm.mips.slli.h" => "__builtin_msa_slli_h",
2210 "llvm.mips.slli.w" => "__builtin_msa_slli_w",
2211 "llvm.mips.splat.b" => "__builtin_msa_splat_b",
2212 "llvm.mips.splat.d" => "__builtin_msa_splat_d",
2213 "llvm.mips.splat.h" => "__builtin_msa_splat_h",
2214 "llvm.mips.splat.w" => "__builtin_msa_splat_w",
2215 "llvm.mips.splati.b" => "__builtin_msa_splati_b",
2216 "llvm.mips.splati.d" => "__builtin_msa_splati_d",
2217 "llvm.mips.splati.h" => "__builtin_msa_splati_h",
2218 "llvm.mips.splati.w" => "__builtin_msa_splati_w",
2219 "llvm.mips.sra.b" => "__builtin_msa_sra_b",
2220 "llvm.mips.sra.d" => "__builtin_msa_sra_d",
2221 "llvm.mips.sra.h" => "__builtin_msa_sra_h",
2222 "llvm.mips.sra.w" => "__builtin_msa_sra_w",
2223 "llvm.mips.srai.b" => "__builtin_msa_srai_b",
2224 "llvm.mips.srai.d" => "__builtin_msa_srai_d",
2225 "llvm.mips.srai.h" => "__builtin_msa_srai_h",
2226 "llvm.mips.srai.w" => "__builtin_msa_srai_w",
2227 "llvm.mips.srar.b" => "__builtin_msa_srar_b",
2228 "llvm.mips.srar.d" => "__builtin_msa_srar_d",
2229 "llvm.mips.srar.h" => "__builtin_msa_srar_h",
2230 "llvm.mips.srar.w" => "__builtin_msa_srar_w",
2231 "llvm.mips.srari.b" => "__builtin_msa_srari_b",
2232 "llvm.mips.srari.d" => "__builtin_msa_srari_d",
2233 "llvm.mips.srari.h" => "__builtin_msa_srari_h",
2234 "llvm.mips.srari.w" => "__builtin_msa_srari_w",
2235 "llvm.mips.srl.b" => "__builtin_msa_srl_b",
2236 "llvm.mips.srl.d" => "__builtin_msa_srl_d",
2237 "llvm.mips.srl.h" => "__builtin_msa_srl_h",
2238 "llvm.mips.srl.w" => "__builtin_msa_srl_w",
2239 "llvm.mips.srli.b" => "__builtin_msa_srli_b",
2240 "llvm.mips.srli.d" => "__builtin_msa_srli_d",
2241 "llvm.mips.srli.h" => "__builtin_msa_srli_h",
2242 "llvm.mips.srli.w" => "__builtin_msa_srli_w",
2243 "llvm.mips.srlr.b" => "__builtin_msa_srlr_b",
2244 "llvm.mips.srlr.d" => "__builtin_msa_srlr_d",
2245 "llvm.mips.srlr.h" => "__builtin_msa_srlr_h",
2246 "llvm.mips.srlr.w" => "__builtin_msa_srlr_w",
2247 "llvm.mips.srlri.b" => "__builtin_msa_srlri_b",
2248 "llvm.mips.srlri.d" => "__builtin_msa_srlri_d",
2249 "llvm.mips.srlri.h" => "__builtin_msa_srlri_h",
2250 "llvm.mips.srlri.w" => "__builtin_msa_srlri_w",
2251 "llvm.mips.st.b" => "__builtin_msa_st_b",
2252 "llvm.mips.st.d" => "__builtin_msa_st_d",
2253 "llvm.mips.st.h" => "__builtin_msa_st_h",
2254 "llvm.mips.st.w" => "__builtin_msa_st_w",
2255 "llvm.mips.str.d" => "__builtin_msa_str_d",
2256 "llvm.mips.str.w" => "__builtin_msa_str_w",
2257 "llvm.mips.subq.ph" => "__builtin_mips_subq_ph",
2258 "llvm.mips.subq.s.ph" => "__builtin_mips_subq_s_ph",
2259 "llvm.mips.subq.s.w" => "__builtin_mips_subq_s_w",
2260 "llvm.mips.subqh.ph" => "__builtin_mips_subqh_ph",
2261 "llvm.mips.subqh.r.ph" => "__builtin_mips_subqh_r_ph",
2262 "llvm.mips.subqh.r.w" => "__builtin_mips_subqh_r_w",
2263 "llvm.mips.subqh.w" => "__builtin_mips_subqh_w",
2264 "llvm.mips.subs.s.b" => "__builtin_msa_subs_s_b",
2265 "llvm.mips.subs.s.d" => "__builtin_msa_subs_s_d",
2266 "llvm.mips.subs.s.h" => "__builtin_msa_subs_s_h",
2267 "llvm.mips.subs.s.w" => "__builtin_msa_subs_s_w",
2268 "llvm.mips.subs.u.b" => "__builtin_msa_subs_u_b",
2269 "llvm.mips.subs.u.d" => "__builtin_msa_subs_u_d",
2270 "llvm.mips.subs.u.h" => "__builtin_msa_subs_u_h",
2271 "llvm.mips.subs.u.w" => "__builtin_msa_subs_u_w",
2272 "llvm.mips.subsus.u.b" => "__builtin_msa_subsus_u_b",
2273 "llvm.mips.subsus.u.d" => "__builtin_msa_subsus_u_d",
2274 "llvm.mips.subsus.u.h" => "__builtin_msa_subsus_u_h",
2275 "llvm.mips.subsus.u.w" => "__builtin_msa_subsus_u_w",
2276 "llvm.mips.subsuu.s.b" => "__builtin_msa_subsuu_s_b",
2277 "llvm.mips.subsuu.s.d" => "__builtin_msa_subsuu_s_d",
2278 "llvm.mips.subsuu.s.h" => "__builtin_msa_subsuu_s_h",
2279 "llvm.mips.subsuu.s.w" => "__builtin_msa_subsuu_s_w",
2280 "llvm.mips.subu.ph" => "__builtin_mips_subu_ph",
2281 "llvm.mips.subu.qb" => "__builtin_mips_subu_qb",
2282 "llvm.mips.subu.s.ph" => "__builtin_mips_subu_s_ph",
2283 "llvm.mips.subu.s.qb" => "__builtin_mips_subu_s_qb",
2284 "llvm.mips.subuh.qb" => "__builtin_mips_subuh_qb",
2285 "llvm.mips.subuh.r.qb" => "__builtin_mips_subuh_r_qb",
2286 "llvm.mips.subv.b" => "__builtin_msa_subv_b",
2287 "llvm.mips.subv.d" => "__builtin_msa_subv_d",
2288 "llvm.mips.subv.h" => "__builtin_msa_subv_h",
2289 "llvm.mips.subv.w" => "__builtin_msa_subv_w",
2290 "llvm.mips.subvi.b" => "__builtin_msa_subvi_b",
2291 "llvm.mips.subvi.d" => "__builtin_msa_subvi_d",
2292 "llvm.mips.subvi.h" => "__builtin_msa_subvi_h",
2293 "llvm.mips.subvi.w" => "__builtin_msa_subvi_w",
2294 "llvm.mips.vshf.b" => "__builtin_msa_vshf_b",
2295 "llvm.mips.vshf.d" => "__builtin_msa_vshf_d",
2296 "llvm.mips.vshf.h" => "__builtin_msa_vshf_h",
2297 "llvm.mips.vshf.w" => "__builtin_msa_vshf_w",
2298 "llvm.mips.wrdsp" => "__builtin_mips_wrdsp",
2299 "llvm.mips.xor.v" => "__builtin_msa_xor_v",
2300 "llvm.mips.xori.b" => "__builtin_msa_xori_b",
2302 "llvm.nvvm.abs.i" => "__nvvm_abs_i",
2303 "llvm.nvvm.abs.ll" => "__nvvm_abs_ll",
2304 "llvm.nvvm.add.rm.d" => "__nvvm_add_rm_d",
2305 "llvm.nvvm.add.rm.f" => "__nvvm_add_rm_f",
2306 "llvm.nvvm.add.rm.ftz.f" => "__nvvm_add_rm_ftz_f",
2307 "llvm.nvvm.add.rn.d" => "__nvvm_add_rn_d",
2308 "llvm.nvvm.add.rn.f" => "__nvvm_add_rn_f",
2309 "llvm.nvvm.add.rn.ftz.f" => "__nvvm_add_rn_ftz_f",
2310 "llvm.nvvm.add.rp.d" => "__nvvm_add_rp_d",
2311 "llvm.nvvm.add.rp.f" => "__nvvm_add_rp_f",
2312 "llvm.nvvm.add.rp.ftz.f" => "__nvvm_add_rp_ftz_f",
2313 "llvm.nvvm.add.rz.d" => "__nvvm_add_rz_d",
2314 "llvm.nvvm.add.rz.f" => "__nvvm_add_rz_f",
2315 "llvm.nvvm.add.rz.ftz.f" => "__nvvm_add_rz_ftz_f",
2316 "llvm.nvvm.bar.sync" => "__nvvm_bar_sync",
2317 "llvm.nvvm.barrier0" => "__nvvm_bar0",
2318 // [DUPLICATE]: "llvm.nvvm.barrier0" => "__syncthreads",
2319 "llvm.nvvm.barrier0.and" => "__nvvm_bar0_and",
2320 "llvm.nvvm.barrier0.or" => "__nvvm_bar0_or",
2321 "llvm.nvvm.barrier0.popc" => "__nvvm_bar0_popc",
2322 "llvm.nvvm.bitcast.d2ll" => "__nvvm_bitcast_d2ll",
2323 "llvm.nvvm.bitcast.f2i" => "__nvvm_bitcast_f2i",
2324 "llvm.nvvm.bitcast.i2f" => "__nvvm_bitcast_i2f",
2325 "llvm.nvvm.bitcast.ll2d" => "__nvvm_bitcast_ll2d",
2326 "llvm.nvvm.brev32" => "__nvvm_brev32",
2327 "llvm.nvvm.brev64" => "__nvvm_brev64",
2328 "llvm.nvvm.ceil.d" => "__nvvm_ceil_d",
2329 "llvm.nvvm.ceil.f" => "__nvvm_ceil_f",
2330 "llvm.nvvm.ceil.ftz.f" => "__nvvm_ceil_ftz_f",
2331 "llvm.nvvm.clz.i" => "__nvvm_clz_i",
2332 "llvm.nvvm.clz.ll" => "__nvvm_clz_ll",
2333 "llvm.nvvm.cos.approx.f" => "__nvvm_cos_approx_f",
2334 "llvm.nvvm.cos.approx.ftz.f" => "__nvvm_cos_approx_ftz_f",
2335 "llvm.nvvm.d2f.rm" => "__nvvm_d2f_rm",
2336 "llvm.nvvm.d2f.rm.ftz" => "__nvvm_d2f_rm_ftz",
2337 "llvm.nvvm.d2f.rn" => "__nvvm_d2f_rn",
2338 "llvm.nvvm.d2f.rn.ftz" => "__nvvm_d2f_rn_ftz",
2339 "llvm.nvvm.d2f.rp" => "__nvvm_d2f_rp",
2340 "llvm.nvvm.d2f.rp.ftz" => "__nvvm_d2f_rp_ftz",
2341 "llvm.nvvm.d2f.rz" => "__nvvm_d2f_rz",
2342 "llvm.nvvm.d2f.rz.ftz" => "__nvvm_d2f_rz_ftz",
2343 "llvm.nvvm.d2i.hi" => "__nvvm_d2i_hi",
2344 "llvm.nvvm.d2i.lo" => "__nvvm_d2i_lo",
2345 "llvm.nvvm.d2i.rm" => "__nvvm_d2i_rm",
2346 "llvm.nvvm.d2i.rn" => "__nvvm_d2i_rn",
2347 "llvm.nvvm.d2i.rp" => "__nvvm_d2i_rp",
2348 "llvm.nvvm.d2i.rz" => "__nvvm_d2i_rz",
2349 "llvm.nvvm.d2ll.rm" => "__nvvm_d2ll_rm",
2350 "llvm.nvvm.d2ll.rn" => "__nvvm_d2ll_rn",
2351 "llvm.nvvm.d2ll.rp" => "__nvvm_d2ll_rp",
2352 "llvm.nvvm.d2ll.rz" => "__nvvm_d2ll_rz",
2353 "llvm.nvvm.d2ui.rm" => "__nvvm_d2ui_rm",
2354 "llvm.nvvm.d2ui.rn" => "__nvvm_d2ui_rn",
2355 "llvm.nvvm.d2ui.rp" => "__nvvm_d2ui_rp",
2356 "llvm.nvvm.d2ui.rz" => "__nvvm_d2ui_rz",
2357 "llvm.nvvm.d2ull.rm" => "__nvvm_d2ull_rm",
2358 "llvm.nvvm.d2ull.rn" => "__nvvm_d2ull_rn",
2359 "llvm.nvvm.d2ull.rp" => "__nvvm_d2ull_rp",
2360 "llvm.nvvm.d2ull.rz" => "__nvvm_d2ull_rz",
2361 "llvm.nvvm.div.approx.f" => "__nvvm_div_approx_f",
2362 "llvm.nvvm.div.approx.ftz.f" => "__nvvm_div_approx_ftz_f",
2363 "llvm.nvvm.div.rm.d" => "__nvvm_div_rm_d",
2364 "llvm.nvvm.div.rm.f" => "__nvvm_div_rm_f",
2365 "llvm.nvvm.div.rm.ftz.f" => "__nvvm_div_rm_ftz_f",
2366 "llvm.nvvm.div.rn.d" => "__nvvm_div_rn_d",
2367 "llvm.nvvm.div.rn.f" => "__nvvm_div_rn_f",
2368 "llvm.nvvm.div.rn.ftz.f" => "__nvvm_div_rn_ftz_f",
2369 "llvm.nvvm.div.rp.d" => "__nvvm_div_rp_d",
2370 "llvm.nvvm.div.rp.f" => "__nvvm_div_rp_f",
2371 "llvm.nvvm.div.rp.ftz.f" => "__nvvm_div_rp_ftz_f",
2372 "llvm.nvvm.div.rz.d" => "__nvvm_div_rz_d",
2373 "llvm.nvvm.div.rz.f" => "__nvvm_div_rz_f",
2374 "llvm.nvvm.div.rz.ftz.f" => "__nvvm_div_rz_ftz_f",
2375 "llvm.nvvm.ex2.approx.d" => "__nvvm_ex2_approx_d",
2376 "llvm.nvvm.ex2.approx.f" => "__nvvm_ex2_approx_f",
2377 "llvm.nvvm.ex2.approx.ftz.f" => "__nvvm_ex2_approx_ftz_f",
2378 "llvm.nvvm.f2h.rn" => "__nvvm_f2h_rn",
2379 "llvm.nvvm.f2h.rn.ftz" => "__nvvm_f2h_rn_ftz",
2380 "llvm.nvvm.f2i.rm" => "__nvvm_f2i_rm",
2381 "llvm.nvvm.f2i.rm.ftz" => "__nvvm_f2i_rm_ftz",
2382 "llvm.nvvm.f2i.rn" => "__nvvm_f2i_rn",
2383 "llvm.nvvm.f2i.rn.ftz" => "__nvvm_f2i_rn_ftz",
2384 "llvm.nvvm.f2i.rp" => "__nvvm_f2i_rp",
2385 "llvm.nvvm.f2i.rp.ftz" => "__nvvm_f2i_rp_ftz",
2386 "llvm.nvvm.f2i.rz" => "__nvvm_f2i_rz",
2387 "llvm.nvvm.f2i.rz.ftz" => "__nvvm_f2i_rz_ftz",
2388 "llvm.nvvm.f2ll.rm" => "__nvvm_f2ll_rm",
2389 "llvm.nvvm.f2ll.rm.ftz" => "__nvvm_f2ll_rm_ftz",
2390 "llvm.nvvm.f2ll.rn" => "__nvvm_f2ll_rn",
2391 "llvm.nvvm.f2ll.rn.ftz" => "__nvvm_f2ll_rn_ftz",
2392 "llvm.nvvm.f2ll.rp" => "__nvvm_f2ll_rp",
2393 "llvm.nvvm.f2ll.rp.ftz" => "__nvvm_f2ll_rp_ftz",
2394 "llvm.nvvm.f2ll.rz" => "__nvvm_f2ll_rz",
2395 "llvm.nvvm.f2ll.rz.ftz" => "__nvvm_f2ll_rz_ftz",
2396 "llvm.nvvm.f2ui.rm" => "__nvvm_f2ui_rm",
2397 "llvm.nvvm.f2ui.rm.ftz" => "__nvvm_f2ui_rm_ftz",
2398 "llvm.nvvm.f2ui.rn" => "__nvvm_f2ui_rn",
2399 "llvm.nvvm.f2ui.rn.ftz" => "__nvvm_f2ui_rn_ftz",
2400 "llvm.nvvm.f2ui.rp" => "__nvvm_f2ui_rp",
2401 "llvm.nvvm.f2ui.rp.ftz" => "__nvvm_f2ui_rp_ftz",
2402 "llvm.nvvm.f2ui.rz" => "__nvvm_f2ui_rz",
2403 "llvm.nvvm.f2ui.rz.ftz" => "__nvvm_f2ui_rz_ftz",
2404 "llvm.nvvm.f2ull.rm" => "__nvvm_f2ull_rm",
2405 "llvm.nvvm.f2ull.rm.ftz" => "__nvvm_f2ull_rm_ftz",
2406 "llvm.nvvm.f2ull.rn" => "__nvvm_f2ull_rn",
2407 "llvm.nvvm.f2ull.rn.ftz" => "__nvvm_f2ull_rn_ftz",
2408 "llvm.nvvm.f2ull.rp" => "__nvvm_f2ull_rp",
2409 "llvm.nvvm.f2ull.rp.ftz" => "__nvvm_f2ull_rp_ftz",
2410 "llvm.nvvm.f2ull.rz" => "__nvvm_f2ull_rz",
2411 "llvm.nvvm.f2ull.rz.ftz" => "__nvvm_f2ull_rz_ftz",
2412 "llvm.nvvm.fabs.d" => "__nvvm_fabs_d",
2413 "llvm.nvvm.fabs.f" => "__nvvm_fabs_f",
2414 "llvm.nvvm.fabs.ftz.f" => "__nvvm_fabs_ftz_f",
2415 "llvm.nvvm.floor.d" => "__nvvm_floor_d",
2416 "llvm.nvvm.floor.f" => "__nvvm_floor_f",
2417 "llvm.nvvm.floor.ftz.f" => "__nvvm_floor_ftz_f",
2418 "llvm.nvvm.fma.rm.d" => "__nvvm_fma_rm_d",
2419 "llvm.nvvm.fma.rm.f" => "__nvvm_fma_rm_f",
2420 "llvm.nvvm.fma.rm.ftz.f" => "__nvvm_fma_rm_ftz_f",
2421 "llvm.nvvm.fma.rn.d" => "__nvvm_fma_rn_d",
2422 "llvm.nvvm.fma.rn.f" => "__nvvm_fma_rn_f",
2423 "llvm.nvvm.fma.rn.ftz.f" => "__nvvm_fma_rn_ftz_f",
2424 "llvm.nvvm.fma.rp.d" => "__nvvm_fma_rp_d",
2425 "llvm.nvvm.fma.rp.f" => "__nvvm_fma_rp_f",
2426 "llvm.nvvm.fma.rp.ftz.f" => "__nvvm_fma_rp_ftz_f",
2427 "llvm.nvvm.fma.rz.d" => "__nvvm_fma_rz_d",
2428 "llvm.nvvm.fma.rz.f" => "__nvvm_fma_rz_f",
2429 "llvm.nvvm.fma.rz.ftz.f" => "__nvvm_fma_rz_ftz_f",
2430 "llvm.nvvm.fmax.d" => "__nvvm_fmax_d",
2431 "llvm.nvvm.fmax.f" => "__nvvm_fmax_f",
2432 "llvm.nvvm.fmax.ftz.f" => "__nvvm_fmax_ftz_f",
2433 "llvm.nvvm.fmin.d" => "__nvvm_fmin_d",
2434 "llvm.nvvm.fmin.f" => "__nvvm_fmin_f",
2435 "llvm.nvvm.fmin.ftz.f" => "__nvvm_fmin_ftz_f",
2436 "llvm.nvvm.h2f" => "__nvvm_h2f",
2437 "llvm.nvvm.i2d.rm" => "__nvvm_i2d_rm",
2438 "llvm.nvvm.i2d.rn" => "__nvvm_i2d_rn",
2439 "llvm.nvvm.i2d.rp" => "__nvvm_i2d_rp",
2440 "llvm.nvvm.i2d.rz" => "__nvvm_i2d_rz",
2441 "llvm.nvvm.i2f.rm" => "__nvvm_i2f_rm",
2442 "llvm.nvvm.i2f.rn" => "__nvvm_i2f_rn",
2443 "llvm.nvvm.i2f.rp" => "__nvvm_i2f_rp",
2444 "llvm.nvvm.i2f.rz" => "__nvvm_i2f_rz",
2445 "llvm.nvvm.isspacep.const" => "__nvvm_isspacep_const",
2446 "llvm.nvvm.isspacep.global" => "__nvvm_isspacep_global",
2447 "llvm.nvvm.isspacep.local" => "__nvvm_isspacep_local",
2448 "llvm.nvvm.isspacep.shared" => "__nvvm_isspacep_shared",
2449 "llvm.nvvm.istypep.sampler" => "__nvvm_istypep_sampler",
2450 "llvm.nvvm.istypep.surface" => "__nvvm_istypep_surface",
2451 "llvm.nvvm.istypep.texture" => "__nvvm_istypep_texture",
2452 "llvm.nvvm.lg2.approx.d" => "__nvvm_lg2_approx_d",
2453 "llvm.nvvm.lg2.approx.f" => "__nvvm_lg2_approx_f",
2454 "llvm.nvvm.lg2.approx.ftz.f" => "__nvvm_lg2_approx_ftz_f",
2455 "llvm.nvvm.ll2d.rm" => "__nvvm_ll2d_rm",
2456 "llvm.nvvm.ll2d.rn" => "__nvvm_ll2d_rn",
2457 "llvm.nvvm.ll2d.rp" => "__nvvm_ll2d_rp",
2458 "llvm.nvvm.ll2d.rz" => "__nvvm_ll2d_rz",
2459 "llvm.nvvm.ll2f.rm" => "__nvvm_ll2f_rm",
2460 "llvm.nvvm.ll2f.rn" => "__nvvm_ll2f_rn",
2461 "llvm.nvvm.ll2f.rp" => "__nvvm_ll2f_rp",
2462 "llvm.nvvm.ll2f.rz" => "__nvvm_ll2f_rz",
2463 "llvm.nvvm.lohi.i2d" => "__nvvm_lohi_i2d",
2464 "llvm.nvvm.max.i" => "__nvvm_max_i",
2465 "llvm.nvvm.max.ll" => "__nvvm_max_ll",
2466 "llvm.nvvm.max.ui" => "__nvvm_max_ui",
2467 "llvm.nvvm.max.ull" => "__nvvm_max_ull",
2468 "llvm.nvvm.membar.cta" => "__nvvm_membar_cta",
2469 "llvm.nvvm.membar.gl" => "__nvvm_membar_gl",
2470 "llvm.nvvm.membar.sys" => "__nvvm_membar_sys",
2471 "llvm.nvvm.min.i" => "__nvvm_min_i",
2472 "llvm.nvvm.min.ll" => "__nvvm_min_ll",
2473 "llvm.nvvm.min.ui" => "__nvvm_min_ui",
2474 "llvm.nvvm.min.ull" => "__nvvm_min_ull",
2475 "llvm.nvvm.mul.rm.d" => "__nvvm_mul_rm_d",
2476 "llvm.nvvm.mul.rm.f" => "__nvvm_mul_rm_f",
2477 "llvm.nvvm.mul.rm.ftz.f" => "__nvvm_mul_rm_ftz_f",
2478 "llvm.nvvm.mul.rn.d" => "__nvvm_mul_rn_d",
2479 "llvm.nvvm.mul.rn.f" => "__nvvm_mul_rn_f",
2480 "llvm.nvvm.mul.rn.ftz.f" => "__nvvm_mul_rn_ftz_f",
2481 "llvm.nvvm.mul.rp.d" => "__nvvm_mul_rp_d",
2482 "llvm.nvvm.mul.rp.f" => "__nvvm_mul_rp_f",
2483 "llvm.nvvm.mul.rp.ftz.f" => "__nvvm_mul_rp_ftz_f",
2484 "llvm.nvvm.mul.rz.d" => "__nvvm_mul_rz_d",
2485 "llvm.nvvm.mul.rz.f" => "__nvvm_mul_rz_f",
2486 "llvm.nvvm.mul.rz.ftz.f" => "__nvvm_mul_rz_ftz_f",
2487 "llvm.nvvm.mul24.i" => "__nvvm_mul24_i",
2488 "llvm.nvvm.mul24.ui" => "__nvvm_mul24_ui",
2489 "llvm.nvvm.mulhi.i" => "__nvvm_mulhi_i",
2490 "llvm.nvvm.mulhi.ll" => "__nvvm_mulhi_ll",
2491 "llvm.nvvm.mulhi.ui" => "__nvvm_mulhi_ui",
2492 "llvm.nvvm.mulhi.ull" => "__nvvm_mulhi_ull",
2493 "llvm.nvvm.popc.i" => "__nvvm_popc_i",
2494 "llvm.nvvm.popc.ll" => "__nvvm_popc_ll",
2495 "llvm.nvvm.prmt" => "__nvvm_prmt",
2496 "llvm.nvvm.rcp.approx.ftz.d" => "__nvvm_rcp_approx_ftz_d",
2497 "llvm.nvvm.rcp.rm.d" => "__nvvm_rcp_rm_d",
2498 "llvm.nvvm.rcp.rm.f" => "__nvvm_rcp_rm_f",
2499 "llvm.nvvm.rcp.rm.ftz.f" => "__nvvm_rcp_rm_ftz_f",
2500 "llvm.nvvm.rcp.rn.d" => "__nvvm_rcp_rn_d",
2501 "llvm.nvvm.rcp.rn.f" => "__nvvm_rcp_rn_f",
2502 "llvm.nvvm.rcp.rn.ftz.f" => "__nvvm_rcp_rn_ftz_f",
2503 "llvm.nvvm.rcp.rp.d" => "__nvvm_rcp_rp_d",
2504 "llvm.nvvm.rcp.rp.f" => "__nvvm_rcp_rp_f",
2505 "llvm.nvvm.rcp.rp.ftz.f" => "__nvvm_rcp_rp_ftz_f",
2506 "llvm.nvvm.rcp.rz.d" => "__nvvm_rcp_rz_d",
2507 "llvm.nvvm.rcp.rz.f" => "__nvvm_rcp_rz_f",
2508 "llvm.nvvm.rcp.rz.ftz.f" => "__nvvm_rcp_rz_ftz_f",
2509 "llvm.nvvm.read.ptx.sreg.clock" => "__nvvm_read_ptx_sreg_",
2510 "llvm.nvvm.read.ptx.sreg.clock64" => "__nvvm_read_ptx_sreg_",
2511 "llvm.nvvm.read.ptx.sreg.ctaid.x" => "__nvvm_read_ptx_sreg_ctaid_x",
2512 "llvm.nvvm.read.ptx.sreg.ctaid.y" => "__nvvm_read_ptx_sreg_ctaid_y",
2513 "llvm.nvvm.read.ptx.sreg.ctaid.z" => "__nvvm_read_ptx_sreg_ctaid_z",
2514 "llvm.nvvm.read.ptx.sreg.envreg0" => "__nvvm_read_ptx_sreg_envreg0",
2515 "llvm.nvvm.read.ptx.sreg.envreg1" => "__nvvm_read_ptx_sreg_envreg1",
2516 "llvm.nvvm.read.ptx.sreg.envreg10" => "__nvvm_read_ptx_sreg_envreg10",
2517 "llvm.nvvm.read.ptx.sreg.envreg11" => "__nvvm_read_ptx_sreg_envreg11",
2518 "llvm.nvvm.read.ptx.sreg.envreg12" => "__nvvm_read_ptx_sreg_envreg12",
2519 "llvm.nvvm.read.ptx.sreg.envreg13" => "__nvvm_read_ptx_sreg_envreg13",
2520 "llvm.nvvm.read.ptx.sreg.envreg14" => "__nvvm_read_ptx_sreg_envreg14",
2521 "llvm.nvvm.read.ptx.sreg.envreg15" => "__nvvm_read_ptx_sreg_envreg15",
2522 "llvm.nvvm.read.ptx.sreg.envreg16" => "__nvvm_read_ptx_sreg_envreg16",
2523 "llvm.nvvm.read.ptx.sreg.envreg17" => "__nvvm_read_ptx_sreg_envreg17",
2524 "llvm.nvvm.read.ptx.sreg.envreg18" => "__nvvm_read_ptx_sreg_envreg18",
2525 "llvm.nvvm.read.ptx.sreg.envreg19" => "__nvvm_read_ptx_sreg_envreg19",
2526 "llvm.nvvm.read.ptx.sreg.envreg2" => "__nvvm_read_ptx_sreg_envreg2",
2527 "llvm.nvvm.read.ptx.sreg.envreg20" => "__nvvm_read_ptx_sreg_envreg20",
2528 "llvm.nvvm.read.ptx.sreg.envreg21" => "__nvvm_read_ptx_sreg_envreg21",
2529 "llvm.nvvm.read.ptx.sreg.envreg22" => "__nvvm_read_ptx_sreg_envreg22",
2530 "llvm.nvvm.read.ptx.sreg.envreg23" => "__nvvm_read_ptx_sreg_envreg23",
2531 "llvm.nvvm.read.ptx.sreg.envreg24" => "__nvvm_read_ptx_sreg_envreg24",
2532 "llvm.nvvm.read.ptx.sreg.envreg25" => "__nvvm_read_ptx_sreg_envreg25",
2533 "llvm.nvvm.read.ptx.sreg.envreg26" => "__nvvm_read_ptx_sreg_envreg26",
2534 "llvm.nvvm.read.ptx.sreg.envreg27" => "__nvvm_read_ptx_sreg_envreg27",
2535 "llvm.nvvm.read.ptx.sreg.envreg28" => "__nvvm_read_ptx_sreg_envreg28",
2536 "llvm.nvvm.read.ptx.sreg.envreg29" => "__nvvm_read_ptx_sreg_envreg29",
2537 "llvm.nvvm.read.ptx.sreg.envreg3" => "__nvvm_read_ptx_sreg_envreg3",
2538 "llvm.nvvm.read.ptx.sreg.envreg30" => "__nvvm_read_ptx_sreg_envreg30",
2539 "llvm.nvvm.read.ptx.sreg.envreg31" => "__nvvm_read_ptx_sreg_envreg31",
2540 "llvm.nvvm.read.ptx.sreg.envreg4" => "__nvvm_read_ptx_sreg_envreg4",
2541 "llvm.nvvm.read.ptx.sreg.envreg5" => "__nvvm_read_ptx_sreg_envreg5",
2542 "llvm.nvvm.read.ptx.sreg.envreg6" => "__nvvm_read_ptx_sreg_envreg6",
2543 "llvm.nvvm.read.ptx.sreg.envreg7" => "__nvvm_read_ptx_sreg_envreg7",
2544 "llvm.nvvm.read.ptx.sreg.envreg8" => "__nvvm_read_ptx_sreg_envreg8",
2545 "llvm.nvvm.read.ptx.sreg.envreg9" => "__nvvm_read_ptx_sreg_envreg9",
2546 "llvm.nvvm.read.ptx.sreg.gridid" => "__nvvm_read_ptx_sreg_",
2547 "llvm.nvvm.read.ptx.sreg.laneid" => "__nvvm_read_ptx_sreg_",
2548 "llvm.nvvm.read.ptx.sreg.lanemask.eq" => "__nvvm_read_ptx_sreg_",
2549 "llvm.nvvm.read.ptx.sreg.lanemask.ge" => "__nvvm_read_ptx_sreg_",
2550 "llvm.nvvm.read.ptx.sreg.lanemask.gt" => "__nvvm_read_ptx_sreg_",
2551 "llvm.nvvm.read.ptx.sreg.lanemask.le" => "__nvvm_read_ptx_sreg_",
2552 "llvm.nvvm.read.ptx.sreg.lanemask.lt" => "__nvvm_read_ptx_sreg_",
2553 "llvm.nvvm.read.ptx.sreg.nctaid.x" => "__nvvm_read_ptx_sreg_nctaid_x",
2554 "llvm.nvvm.read.ptx.sreg.nctaid.y" => "__nvvm_read_ptx_sreg_nctaid_y",
2555 "llvm.nvvm.read.ptx.sreg.nctaid.z" => "__nvvm_read_ptx_sreg_nctaid_z",
2556 "llvm.nvvm.read.ptx.sreg.nsmid" => "__nvvm_read_ptx_sreg_",
2557 "llvm.nvvm.read.ptx.sreg.ntid.x" => "__nvvm_read_ptx_sreg_ntid_x",
2558 "llvm.nvvm.read.ptx.sreg.ntid.y" => "__nvvm_read_ptx_sreg_ntid_y",
2559 "llvm.nvvm.read.ptx.sreg.ntid.z" => "__nvvm_read_ptx_sreg_ntid_z",
2560 "llvm.nvvm.read.ptx.sreg.nwarpid" => "__nvvm_read_ptx_sreg_",
2561 "llvm.nvvm.read.ptx.sreg.pm0" => "__nvvm_read_ptx_sreg_",
2562 "llvm.nvvm.read.ptx.sreg.pm1" => "__nvvm_read_ptx_sreg_",
2563 "llvm.nvvm.read.ptx.sreg.pm2" => "__nvvm_read_ptx_sreg_",
2564 "llvm.nvvm.read.ptx.sreg.pm3" => "__nvvm_read_ptx_sreg_",
2565 "llvm.nvvm.read.ptx.sreg.smid" => "__nvvm_read_ptx_sreg_",
2566 "llvm.nvvm.read.ptx.sreg.tid.x" => "__nvvm_read_ptx_sreg_tid_x",
2567 "llvm.nvvm.read.ptx.sreg.tid.y" => "__nvvm_read_ptx_sreg_tid_y",
2568 "llvm.nvvm.read.ptx.sreg.tid.z" => "__nvvm_read_ptx_sreg_tid_z",
2569 "llvm.nvvm.read.ptx.sreg.warpid" => "__nvvm_read_ptx_sreg_",
2570 "llvm.nvvm.read.ptx.sreg.warpsize" => "__nvvm_read_ptx_sreg_warpsize",
2571 // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.warpsize" => "__nvvm_read_ptx_sreg_",
2572 "llvm.nvvm.rotate.b32" => "__nvvm_rotate_b32",
2573 "llvm.nvvm.rotate.b64" => "__nvvm_rotate_b64",
2574 "llvm.nvvm.rotate.right.b64" => "__nvvm_rotate_right_b64",
2575 "llvm.nvvm.round.d" => "__nvvm_round_d",
2576 "llvm.nvvm.round.f" => "__nvvm_round_f",
2577 "llvm.nvvm.round.ftz.f" => "__nvvm_round_ftz_f",
2578 "llvm.nvvm.rsqrt.approx.d" => "__nvvm_rsqrt_approx_d",
2579 "llvm.nvvm.rsqrt.approx.f" => "__nvvm_rsqrt_approx_f",
2580 "llvm.nvvm.rsqrt.approx.ftz.f" => "__nvvm_rsqrt_approx_ftz_f",
2581 "llvm.nvvm.sad.i" => "__nvvm_sad_i",
2582 "llvm.nvvm.sad.ui" => "__nvvm_sad_ui",
2583 "llvm.nvvm.saturate.d" => "__nvvm_saturate_d",
2584 "llvm.nvvm.saturate.f" => "__nvvm_saturate_f",
2585 "llvm.nvvm.saturate.ftz.f" => "__nvvm_saturate_ftz_f",
2586 "llvm.nvvm.shfl.bfly.f32" => "__nvvm_shfl_bfly_f32",
2587 "llvm.nvvm.shfl.bfly.i32" => "__nvvm_shfl_bfly_i32",
2588 "llvm.nvvm.shfl.down.f32" => "__nvvm_shfl_down_f32",
2589 "llvm.nvvm.shfl.down.i32" => "__nvvm_shfl_down_i32",
2590 "llvm.nvvm.shfl.idx.f32" => "__nvvm_shfl_idx_f32",
2591 "llvm.nvvm.shfl.idx.i32" => "__nvvm_shfl_idx_i32",
2592 "llvm.nvvm.shfl.up.f32" => "__nvvm_shfl_up_f32",
2593 "llvm.nvvm.shfl.up.i32" => "__nvvm_shfl_up_i32",
2594 "llvm.nvvm.sin.approx.f" => "__nvvm_sin_approx_f",
2595 "llvm.nvvm.sin.approx.ftz.f" => "__nvvm_sin_approx_ftz_f",
2596 "llvm.nvvm.sqrt.approx.f" => "__nvvm_sqrt_approx_f",
2597 "llvm.nvvm.sqrt.approx.ftz.f" => "__nvvm_sqrt_approx_ftz_f",
2598 "llvm.nvvm.sqrt.f" => "__nvvm_sqrt_f",
2599 "llvm.nvvm.sqrt.rm.d" => "__nvvm_sqrt_rm_d",
2600 "llvm.nvvm.sqrt.rm.f" => "__nvvm_sqrt_rm_f",
2601 "llvm.nvvm.sqrt.rm.ftz.f" => "__nvvm_sqrt_rm_ftz_f",
2602 "llvm.nvvm.sqrt.rn.d" => "__nvvm_sqrt_rn_d",
2603 "llvm.nvvm.sqrt.rn.f" => "__nvvm_sqrt_rn_f",
2604 "llvm.nvvm.sqrt.rn.ftz.f" => "__nvvm_sqrt_rn_ftz_f",
2605 "llvm.nvvm.sqrt.rp.d" => "__nvvm_sqrt_rp_d",
2606 "llvm.nvvm.sqrt.rp.f" => "__nvvm_sqrt_rp_f",
2607 "llvm.nvvm.sqrt.rp.ftz.f" => "__nvvm_sqrt_rp_ftz_f",
2608 "llvm.nvvm.sqrt.rz.d" => "__nvvm_sqrt_rz_d",
2609 "llvm.nvvm.sqrt.rz.f" => "__nvvm_sqrt_rz_f",
2610 "llvm.nvvm.sqrt.rz.ftz.f" => "__nvvm_sqrt_rz_ftz_f",
2611 "llvm.nvvm.suq.array.size" => "__nvvm_suq_array_size",
2612 "llvm.nvvm.suq.channel.data.type" => "__nvvm_suq_channel_data_type",
2613 "llvm.nvvm.suq.channel.order" => "__nvvm_suq_channel_order",
2614 "llvm.nvvm.suq.depth" => "__nvvm_suq_depth",
2615 "llvm.nvvm.suq.height" => "__nvvm_suq_height",
2616 "llvm.nvvm.suq.width" => "__nvvm_suq_width",
2617 "llvm.nvvm.sust.b.1d.array.i16.clamp" => "__nvvm_sust_b_1d_array_i16_clamp",
2618 "llvm.nvvm.sust.b.1d.array.i16.trap" => "__nvvm_sust_b_1d_array_i16_trap",
2619 "llvm.nvvm.sust.b.1d.array.i16.zero" => "__nvvm_sust_b_1d_array_i16_zero",
2620 "llvm.nvvm.sust.b.1d.array.i32.clamp" => "__nvvm_sust_b_1d_array_i32_clamp",
2621 "llvm.nvvm.sust.b.1d.array.i32.trap" => "__nvvm_sust_b_1d_array_i32_trap",
2622 "llvm.nvvm.sust.b.1d.array.i32.zero" => "__nvvm_sust_b_1d_array_i32_zero",
2623 "llvm.nvvm.sust.b.1d.array.i64.clamp" => "__nvvm_sust_b_1d_array_i64_clamp",
2624 "llvm.nvvm.sust.b.1d.array.i64.trap" => "__nvvm_sust_b_1d_array_i64_trap",
2625 "llvm.nvvm.sust.b.1d.array.i64.zero" => "__nvvm_sust_b_1d_array_i64_zero",
2626 "llvm.nvvm.sust.b.1d.array.i8.clamp" => "__nvvm_sust_b_1d_array_i8_clamp",
2627 "llvm.nvvm.sust.b.1d.array.i8.trap" => "__nvvm_sust_b_1d_array_i8_trap",
2628 "llvm.nvvm.sust.b.1d.array.i8.zero" => "__nvvm_sust_b_1d_array_i8_zero",
2629 "llvm.nvvm.sust.b.1d.array.v2i16.clamp" => "__nvvm_sust_b_1d_array_v2i16_clamp",
2630 "llvm.nvvm.sust.b.1d.array.v2i16.trap" => "__nvvm_sust_b_1d_array_v2i16_trap",
2631 "llvm.nvvm.sust.b.1d.array.v2i16.zero" => "__nvvm_sust_b_1d_array_v2i16_zero",
2632 "llvm.nvvm.sust.b.1d.array.v2i32.clamp" => "__nvvm_sust_b_1d_array_v2i32_clamp",
2633 "llvm.nvvm.sust.b.1d.array.v2i32.trap" => "__nvvm_sust_b_1d_array_v2i32_trap",
2634 "llvm.nvvm.sust.b.1d.array.v2i32.zero" => "__nvvm_sust_b_1d_array_v2i32_zero",
2635 "llvm.nvvm.sust.b.1d.array.v2i64.clamp" => "__nvvm_sust_b_1d_array_v2i64_clamp",
2636 "llvm.nvvm.sust.b.1d.array.v2i64.trap" => "__nvvm_sust_b_1d_array_v2i64_trap",
2637 "llvm.nvvm.sust.b.1d.array.v2i64.zero" => "__nvvm_sust_b_1d_array_v2i64_zero",
2638 "llvm.nvvm.sust.b.1d.array.v2i8.clamp" => "__nvvm_sust_b_1d_array_v2i8_clamp",
2639 "llvm.nvvm.sust.b.1d.array.v2i8.trap" => "__nvvm_sust_b_1d_array_v2i8_trap",
2640 "llvm.nvvm.sust.b.1d.array.v2i8.zero" => "__nvvm_sust_b_1d_array_v2i8_zero",
2641 "llvm.nvvm.sust.b.1d.array.v4i16.clamp" => "__nvvm_sust_b_1d_array_v4i16_clamp",
2642 "llvm.nvvm.sust.b.1d.array.v4i16.trap" => "__nvvm_sust_b_1d_array_v4i16_trap",
2643 "llvm.nvvm.sust.b.1d.array.v4i16.zero" => "__nvvm_sust_b_1d_array_v4i16_zero",
2644 "llvm.nvvm.sust.b.1d.array.v4i32.clamp" => "__nvvm_sust_b_1d_array_v4i32_clamp",
2645 "llvm.nvvm.sust.b.1d.array.v4i32.trap" => "__nvvm_sust_b_1d_array_v4i32_trap",
2646 "llvm.nvvm.sust.b.1d.array.v4i32.zero" => "__nvvm_sust_b_1d_array_v4i32_zero",
2647 "llvm.nvvm.sust.b.1d.array.v4i8.clamp" => "__nvvm_sust_b_1d_array_v4i8_clamp",
2648 "llvm.nvvm.sust.b.1d.array.v4i8.trap" => "__nvvm_sust_b_1d_array_v4i8_trap",
2649 "llvm.nvvm.sust.b.1d.array.v4i8.zero" => "__nvvm_sust_b_1d_array_v4i8_zero",
2650 "llvm.nvvm.sust.b.1d.i16.clamp" => "__nvvm_sust_b_1d_i16_clamp",
2651 "llvm.nvvm.sust.b.1d.i16.trap" => "__nvvm_sust_b_1d_i16_trap",
2652 "llvm.nvvm.sust.b.1d.i16.zero" => "__nvvm_sust_b_1d_i16_zero",
2653 "llvm.nvvm.sust.b.1d.i32.clamp" => "__nvvm_sust_b_1d_i32_clamp",
2654 "llvm.nvvm.sust.b.1d.i32.trap" => "__nvvm_sust_b_1d_i32_trap",
2655 "llvm.nvvm.sust.b.1d.i32.zero" => "__nvvm_sust_b_1d_i32_zero",
2656 "llvm.nvvm.sust.b.1d.i64.clamp" => "__nvvm_sust_b_1d_i64_clamp",
2657 "llvm.nvvm.sust.b.1d.i64.trap" => "__nvvm_sust_b_1d_i64_trap",
2658 "llvm.nvvm.sust.b.1d.i64.zero" => "__nvvm_sust_b_1d_i64_zero",
2659 "llvm.nvvm.sust.b.1d.i8.clamp" => "__nvvm_sust_b_1d_i8_clamp",
2660 "llvm.nvvm.sust.b.1d.i8.trap" => "__nvvm_sust_b_1d_i8_trap",
2661 "llvm.nvvm.sust.b.1d.i8.zero" => "__nvvm_sust_b_1d_i8_zero",
2662 "llvm.nvvm.sust.b.1d.v2i16.clamp" => "__nvvm_sust_b_1d_v2i16_clamp",
2663 "llvm.nvvm.sust.b.1d.v2i16.trap" => "__nvvm_sust_b_1d_v2i16_trap",
2664 "llvm.nvvm.sust.b.1d.v2i16.zero" => "__nvvm_sust_b_1d_v2i16_zero",
2665 "llvm.nvvm.sust.b.1d.v2i32.clamp" => "__nvvm_sust_b_1d_v2i32_clamp",
2666 "llvm.nvvm.sust.b.1d.v2i32.trap" => "__nvvm_sust_b_1d_v2i32_trap",
2667 "llvm.nvvm.sust.b.1d.v2i32.zero" => "__nvvm_sust_b_1d_v2i32_zero",
2668 "llvm.nvvm.sust.b.1d.v2i64.clamp" => "__nvvm_sust_b_1d_v2i64_clamp",
2669 "llvm.nvvm.sust.b.1d.v2i64.trap" => "__nvvm_sust_b_1d_v2i64_trap",
2670 "llvm.nvvm.sust.b.1d.v2i64.zero" => "__nvvm_sust_b_1d_v2i64_zero",
2671 "llvm.nvvm.sust.b.1d.v2i8.clamp" => "__nvvm_sust_b_1d_v2i8_clamp",
2672 "llvm.nvvm.sust.b.1d.v2i8.trap" => "__nvvm_sust_b_1d_v2i8_trap",
2673 "llvm.nvvm.sust.b.1d.v2i8.zero" => "__nvvm_sust_b_1d_v2i8_zero",
2674 "llvm.nvvm.sust.b.1d.v4i16.clamp" => "__nvvm_sust_b_1d_v4i16_clamp",
2675 "llvm.nvvm.sust.b.1d.v4i16.trap" => "__nvvm_sust_b_1d_v4i16_trap",
2676 "llvm.nvvm.sust.b.1d.v4i16.zero" => "__nvvm_sust_b_1d_v4i16_zero",
2677 "llvm.nvvm.sust.b.1d.v4i32.clamp" => "__nvvm_sust_b_1d_v4i32_clamp",
2678 "llvm.nvvm.sust.b.1d.v4i32.trap" => "__nvvm_sust_b_1d_v4i32_trap",
2679 "llvm.nvvm.sust.b.1d.v4i32.zero" => "__nvvm_sust_b_1d_v4i32_zero",
2680 "llvm.nvvm.sust.b.1d.v4i8.clamp" => "__nvvm_sust_b_1d_v4i8_clamp",
2681 "llvm.nvvm.sust.b.1d.v4i8.trap" => "__nvvm_sust_b_1d_v4i8_trap",
2682 "llvm.nvvm.sust.b.1d.v4i8.zero" => "__nvvm_sust_b_1d_v4i8_zero",
2683 "llvm.nvvm.sust.b.2d.array.i16.clamp" => "__nvvm_sust_b_2d_array_i16_clamp",
2684 "llvm.nvvm.sust.b.2d.array.i16.trap" => "__nvvm_sust_b_2d_array_i16_trap",
2685 "llvm.nvvm.sust.b.2d.array.i16.zero" => "__nvvm_sust_b_2d_array_i16_zero",
2686 "llvm.nvvm.sust.b.2d.array.i32.clamp" => "__nvvm_sust_b_2d_array_i32_clamp",
2687 "llvm.nvvm.sust.b.2d.array.i32.trap" => "__nvvm_sust_b_2d_array_i32_trap",
2688 "llvm.nvvm.sust.b.2d.array.i32.zero" => "__nvvm_sust_b_2d_array_i32_zero",
2689 "llvm.nvvm.sust.b.2d.array.i64.clamp" => "__nvvm_sust_b_2d_array_i64_clamp",
2690 "llvm.nvvm.sust.b.2d.array.i64.trap" => "__nvvm_sust_b_2d_array_i64_trap",
2691 "llvm.nvvm.sust.b.2d.array.i64.zero" => "__nvvm_sust_b_2d_array_i64_zero",
2692 "llvm.nvvm.sust.b.2d.array.i8.clamp" => "__nvvm_sust_b_2d_array_i8_clamp",
2693 "llvm.nvvm.sust.b.2d.array.i8.trap" => "__nvvm_sust_b_2d_array_i8_trap",
2694 "llvm.nvvm.sust.b.2d.array.i8.zero" => "__nvvm_sust_b_2d_array_i8_zero",
2695 "llvm.nvvm.sust.b.2d.array.v2i16.clamp" => "__nvvm_sust_b_2d_array_v2i16_clamp",
2696 "llvm.nvvm.sust.b.2d.array.v2i16.trap" => "__nvvm_sust_b_2d_array_v2i16_trap",
2697 "llvm.nvvm.sust.b.2d.array.v2i16.zero" => "__nvvm_sust_b_2d_array_v2i16_zero",
2698 "llvm.nvvm.sust.b.2d.array.v2i32.clamp" => "__nvvm_sust_b_2d_array_v2i32_clamp",
2699 "llvm.nvvm.sust.b.2d.array.v2i32.trap" => "__nvvm_sust_b_2d_array_v2i32_trap",
2700 "llvm.nvvm.sust.b.2d.array.v2i32.zero" => "__nvvm_sust_b_2d_array_v2i32_zero",
2701 "llvm.nvvm.sust.b.2d.array.v2i64.clamp" => "__nvvm_sust_b_2d_array_v2i64_clamp",
2702 "llvm.nvvm.sust.b.2d.array.v2i64.trap" => "__nvvm_sust_b_2d_array_v2i64_trap",
2703 "llvm.nvvm.sust.b.2d.array.v2i64.zero" => "__nvvm_sust_b_2d_array_v2i64_zero",
2704 "llvm.nvvm.sust.b.2d.array.v2i8.clamp" => "__nvvm_sust_b_2d_array_v2i8_clamp",
2705 "llvm.nvvm.sust.b.2d.array.v2i8.trap" => "__nvvm_sust_b_2d_array_v2i8_trap",
2706 "llvm.nvvm.sust.b.2d.array.v2i8.zero" => "__nvvm_sust_b_2d_array_v2i8_zero",
2707 "llvm.nvvm.sust.b.2d.array.v4i16.clamp" => "__nvvm_sust_b_2d_array_v4i16_clamp",
2708 "llvm.nvvm.sust.b.2d.array.v4i16.trap" => "__nvvm_sust_b_2d_array_v4i16_trap",
2709 "llvm.nvvm.sust.b.2d.array.v4i16.zero" => "__nvvm_sust_b_2d_array_v4i16_zero",
2710 "llvm.nvvm.sust.b.2d.array.v4i32.clamp" => "__nvvm_sust_b_2d_array_v4i32_clamp",
2711 "llvm.nvvm.sust.b.2d.array.v4i32.trap" => "__nvvm_sust_b_2d_array_v4i32_trap",
2712 "llvm.nvvm.sust.b.2d.array.v4i32.zero" => "__nvvm_sust_b_2d_array_v4i32_zero",
2713 "llvm.nvvm.sust.b.2d.array.v4i8.clamp" => "__nvvm_sust_b_2d_array_v4i8_clamp",
2714 "llvm.nvvm.sust.b.2d.array.v4i8.trap" => "__nvvm_sust_b_2d_array_v4i8_trap",
2715 "llvm.nvvm.sust.b.2d.array.v4i8.zero" => "__nvvm_sust_b_2d_array_v4i8_zero",
2716 "llvm.nvvm.sust.b.2d.i16.clamp" => "__nvvm_sust_b_2d_i16_clamp",
2717 "llvm.nvvm.sust.b.2d.i16.trap" => "__nvvm_sust_b_2d_i16_trap",
2718 "llvm.nvvm.sust.b.2d.i16.zero" => "__nvvm_sust_b_2d_i16_zero",
2719 "llvm.nvvm.sust.b.2d.i32.clamp" => "__nvvm_sust_b_2d_i32_clamp",
2720 "llvm.nvvm.sust.b.2d.i32.trap" => "__nvvm_sust_b_2d_i32_trap",
2721 "llvm.nvvm.sust.b.2d.i32.zero" => "__nvvm_sust_b_2d_i32_zero",
2722 "llvm.nvvm.sust.b.2d.i64.clamp" => "__nvvm_sust_b_2d_i64_clamp",
2723 "llvm.nvvm.sust.b.2d.i64.trap" => "__nvvm_sust_b_2d_i64_trap",
2724 "llvm.nvvm.sust.b.2d.i64.zero" => "__nvvm_sust_b_2d_i64_zero",
2725 "llvm.nvvm.sust.b.2d.i8.clamp" => "__nvvm_sust_b_2d_i8_clamp",
2726 "llvm.nvvm.sust.b.2d.i8.trap" => "__nvvm_sust_b_2d_i8_trap",
2727 "llvm.nvvm.sust.b.2d.i8.zero" => "__nvvm_sust_b_2d_i8_zero",
2728 "llvm.nvvm.sust.b.2d.v2i16.clamp" => "__nvvm_sust_b_2d_v2i16_clamp",
2729 "llvm.nvvm.sust.b.2d.v2i16.trap" => "__nvvm_sust_b_2d_v2i16_trap",
2730 "llvm.nvvm.sust.b.2d.v2i16.zero" => "__nvvm_sust_b_2d_v2i16_zero",
2731 "llvm.nvvm.sust.b.2d.v2i32.clamp" => "__nvvm_sust_b_2d_v2i32_clamp",
2732 "llvm.nvvm.sust.b.2d.v2i32.trap" => "__nvvm_sust_b_2d_v2i32_trap",
2733 "llvm.nvvm.sust.b.2d.v2i32.zero" => "__nvvm_sust_b_2d_v2i32_zero",
2734 "llvm.nvvm.sust.b.2d.v2i64.clamp" => "__nvvm_sust_b_2d_v2i64_clamp",
2735 "llvm.nvvm.sust.b.2d.v2i64.trap" => "__nvvm_sust_b_2d_v2i64_trap",
2736 "llvm.nvvm.sust.b.2d.v2i64.zero" => "__nvvm_sust_b_2d_v2i64_zero",
2737 "llvm.nvvm.sust.b.2d.v2i8.clamp" => "__nvvm_sust_b_2d_v2i8_clamp",
2738 "llvm.nvvm.sust.b.2d.v2i8.trap" => "__nvvm_sust_b_2d_v2i8_trap",
2739 "llvm.nvvm.sust.b.2d.v2i8.zero" => "__nvvm_sust_b_2d_v2i8_zero",
2740 "llvm.nvvm.sust.b.2d.v4i16.clamp" => "__nvvm_sust_b_2d_v4i16_clamp",
2741 "llvm.nvvm.sust.b.2d.v4i16.trap" => "__nvvm_sust_b_2d_v4i16_trap",
2742 "llvm.nvvm.sust.b.2d.v4i16.zero" => "__nvvm_sust_b_2d_v4i16_zero",
2743 "llvm.nvvm.sust.b.2d.v4i32.clamp" => "__nvvm_sust_b_2d_v4i32_clamp",
2744 "llvm.nvvm.sust.b.2d.v4i32.trap" => "__nvvm_sust_b_2d_v4i32_trap",
2745 "llvm.nvvm.sust.b.2d.v4i32.zero" => "__nvvm_sust_b_2d_v4i32_zero",
2746 "llvm.nvvm.sust.b.2d.v4i8.clamp" => "__nvvm_sust_b_2d_v4i8_clamp",
2747 "llvm.nvvm.sust.b.2d.v4i8.trap" => "__nvvm_sust_b_2d_v4i8_trap",
2748 "llvm.nvvm.sust.b.2d.v4i8.zero" => "__nvvm_sust_b_2d_v4i8_zero",
2749 "llvm.nvvm.sust.b.3d.i16.clamp" => "__nvvm_sust_b_3d_i16_clamp",
2750 "llvm.nvvm.sust.b.3d.i16.trap" => "__nvvm_sust_b_3d_i16_trap",
2751 "llvm.nvvm.sust.b.3d.i16.zero" => "__nvvm_sust_b_3d_i16_zero",
2752 "llvm.nvvm.sust.b.3d.i32.clamp" => "__nvvm_sust_b_3d_i32_clamp",
2753 "llvm.nvvm.sust.b.3d.i32.trap" => "__nvvm_sust_b_3d_i32_trap",
2754 "llvm.nvvm.sust.b.3d.i32.zero" => "__nvvm_sust_b_3d_i32_zero",
2755 "llvm.nvvm.sust.b.3d.i64.clamp" => "__nvvm_sust_b_3d_i64_clamp",
2756 "llvm.nvvm.sust.b.3d.i64.trap" => "__nvvm_sust_b_3d_i64_trap",
2757 "llvm.nvvm.sust.b.3d.i64.zero" => "__nvvm_sust_b_3d_i64_zero",
2758 "llvm.nvvm.sust.b.3d.i8.clamp" => "__nvvm_sust_b_3d_i8_clamp",
2759 "llvm.nvvm.sust.b.3d.i8.trap" => "__nvvm_sust_b_3d_i8_trap",
2760 "llvm.nvvm.sust.b.3d.i8.zero" => "__nvvm_sust_b_3d_i8_zero",
2761 "llvm.nvvm.sust.b.3d.v2i16.clamp" => "__nvvm_sust_b_3d_v2i16_clamp",
2762 "llvm.nvvm.sust.b.3d.v2i16.trap" => "__nvvm_sust_b_3d_v2i16_trap",
2763 "llvm.nvvm.sust.b.3d.v2i16.zero" => "__nvvm_sust_b_3d_v2i16_zero",
2764 "llvm.nvvm.sust.b.3d.v2i32.clamp" => "__nvvm_sust_b_3d_v2i32_clamp",
2765 "llvm.nvvm.sust.b.3d.v2i32.trap" => "__nvvm_sust_b_3d_v2i32_trap",
2766 "llvm.nvvm.sust.b.3d.v2i32.zero" => "__nvvm_sust_b_3d_v2i32_zero",
2767 "llvm.nvvm.sust.b.3d.v2i64.clamp" => "__nvvm_sust_b_3d_v2i64_clamp",
2768 "llvm.nvvm.sust.b.3d.v2i64.trap" => "__nvvm_sust_b_3d_v2i64_trap",
2769 "llvm.nvvm.sust.b.3d.v2i64.zero" => "__nvvm_sust_b_3d_v2i64_zero",
2770 "llvm.nvvm.sust.b.3d.v2i8.clamp" => "__nvvm_sust_b_3d_v2i8_clamp",
2771 "llvm.nvvm.sust.b.3d.v2i8.trap" => "__nvvm_sust_b_3d_v2i8_trap",
2772 "llvm.nvvm.sust.b.3d.v2i8.zero" => "__nvvm_sust_b_3d_v2i8_zero",
2773 "llvm.nvvm.sust.b.3d.v4i16.clamp" => "__nvvm_sust_b_3d_v4i16_clamp",
2774 "llvm.nvvm.sust.b.3d.v4i16.trap" => "__nvvm_sust_b_3d_v4i16_trap",
2775 "llvm.nvvm.sust.b.3d.v4i16.zero" => "__nvvm_sust_b_3d_v4i16_zero",
2776 "llvm.nvvm.sust.b.3d.v4i32.clamp" => "__nvvm_sust_b_3d_v4i32_clamp",
2777 "llvm.nvvm.sust.b.3d.v4i32.trap" => "__nvvm_sust_b_3d_v4i32_trap",
2778 "llvm.nvvm.sust.b.3d.v4i32.zero" => "__nvvm_sust_b_3d_v4i32_zero",
2779 "llvm.nvvm.sust.b.3d.v4i8.clamp" => "__nvvm_sust_b_3d_v4i8_clamp",
2780 "llvm.nvvm.sust.b.3d.v4i8.trap" => "__nvvm_sust_b_3d_v4i8_trap",
2781 "llvm.nvvm.sust.b.3d.v4i8.zero" => "__nvvm_sust_b_3d_v4i8_zero",
2782 "llvm.nvvm.sust.p.1d.array.i16.trap" => "__nvvm_sust_p_1d_array_i16_trap",
2783 "llvm.nvvm.sust.p.1d.array.i32.trap" => "__nvvm_sust_p_1d_array_i32_trap",
2784 "llvm.nvvm.sust.p.1d.array.i8.trap" => "__nvvm_sust_p_1d_array_i8_trap",
2785 "llvm.nvvm.sust.p.1d.array.v2i16.trap" => "__nvvm_sust_p_1d_array_v2i16_trap",
2786 "llvm.nvvm.sust.p.1d.array.v2i32.trap" => "__nvvm_sust_p_1d_array_v2i32_trap",
2787 "llvm.nvvm.sust.p.1d.array.v2i8.trap" => "__nvvm_sust_p_1d_array_v2i8_trap",
2788 "llvm.nvvm.sust.p.1d.array.v4i16.trap" => "__nvvm_sust_p_1d_array_v4i16_trap",
2789 "llvm.nvvm.sust.p.1d.array.v4i32.trap" => "__nvvm_sust_p_1d_array_v4i32_trap",
2790 "llvm.nvvm.sust.p.1d.array.v4i8.trap" => "__nvvm_sust_p_1d_array_v4i8_trap",
2791 "llvm.nvvm.sust.p.1d.i16.trap" => "__nvvm_sust_p_1d_i16_trap",
2792 "llvm.nvvm.sust.p.1d.i32.trap" => "__nvvm_sust_p_1d_i32_trap",
2793 "llvm.nvvm.sust.p.1d.i8.trap" => "__nvvm_sust_p_1d_i8_trap",
2794 "llvm.nvvm.sust.p.1d.v2i16.trap" => "__nvvm_sust_p_1d_v2i16_trap",
2795 "llvm.nvvm.sust.p.1d.v2i32.trap" => "__nvvm_sust_p_1d_v2i32_trap",
2796 "llvm.nvvm.sust.p.1d.v2i8.trap" => "__nvvm_sust_p_1d_v2i8_trap",
2797 "llvm.nvvm.sust.p.1d.v4i16.trap" => "__nvvm_sust_p_1d_v4i16_trap",
2798 "llvm.nvvm.sust.p.1d.v4i32.trap" => "__nvvm_sust_p_1d_v4i32_trap",
2799 "llvm.nvvm.sust.p.1d.v4i8.trap" => "__nvvm_sust_p_1d_v4i8_trap",
2800 "llvm.nvvm.sust.p.2d.array.i16.trap" => "__nvvm_sust_p_2d_array_i16_trap",
2801 "llvm.nvvm.sust.p.2d.array.i32.trap" => "__nvvm_sust_p_2d_array_i32_trap",
2802 "llvm.nvvm.sust.p.2d.array.i8.trap" => "__nvvm_sust_p_2d_array_i8_trap",
2803 "llvm.nvvm.sust.p.2d.array.v2i16.trap" => "__nvvm_sust_p_2d_array_v2i16_trap",
2804 "llvm.nvvm.sust.p.2d.array.v2i32.trap" => "__nvvm_sust_p_2d_array_v2i32_trap",
2805 "llvm.nvvm.sust.p.2d.array.v2i8.trap" => "__nvvm_sust_p_2d_array_v2i8_trap",
2806 "llvm.nvvm.sust.p.2d.array.v4i16.trap" => "__nvvm_sust_p_2d_array_v4i16_trap",
2807 "llvm.nvvm.sust.p.2d.array.v4i32.trap" => "__nvvm_sust_p_2d_array_v4i32_trap",
2808 "llvm.nvvm.sust.p.2d.array.v4i8.trap" => "__nvvm_sust_p_2d_array_v4i8_trap",
2809 "llvm.nvvm.sust.p.2d.i16.trap" => "__nvvm_sust_p_2d_i16_trap",
2810 "llvm.nvvm.sust.p.2d.i32.trap" => "__nvvm_sust_p_2d_i32_trap",
2811 "llvm.nvvm.sust.p.2d.i8.trap" => "__nvvm_sust_p_2d_i8_trap",
2812 "llvm.nvvm.sust.p.2d.v2i16.trap" => "__nvvm_sust_p_2d_v2i16_trap",
2813 "llvm.nvvm.sust.p.2d.v2i32.trap" => "__nvvm_sust_p_2d_v2i32_trap",
2814 "llvm.nvvm.sust.p.2d.v2i8.trap" => "__nvvm_sust_p_2d_v2i8_trap",
2815 "llvm.nvvm.sust.p.2d.v4i16.trap" => "__nvvm_sust_p_2d_v4i16_trap",
2816 "llvm.nvvm.sust.p.2d.v4i32.trap" => "__nvvm_sust_p_2d_v4i32_trap",
2817 "llvm.nvvm.sust.p.2d.v4i8.trap" => "__nvvm_sust_p_2d_v4i8_trap",
2818 "llvm.nvvm.sust.p.3d.i16.trap" => "__nvvm_sust_p_3d_i16_trap",
2819 "llvm.nvvm.sust.p.3d.i32.trap" => "__nvvm_sust_p_3d_i32_trap",
2820 "llvm.nvvm.sust.p.3d.i8.trap" => "__nvvm_sust_p_3d_i8_trap",
2821 "llvm.nvvm.sust.p.3d.v2i16.trap" => "__nvvm_sust_p_3d_v2i16_trap",
2822 "llvm.nvvm.sust.p.3d.v2i32.trap" => "__nvvm_sust_p_3d_v2i32_trap",
2823 "llvm.nvvm.sust.p.3d.v2i8.trap" => "__nvvm_sust_p_3d_v2i8_trap",
2824 "llvm.nvvm.sust.p.3d.v4i16.trap" => "__nvvm_sust_p_3d_v4i16_trap",
2825 "llvm.nvvm.sust.p.3d.v4i32.trap" => "__nvvm_sust_p_3d_v4i32_trap",
2826 "llvm.nvvm.sust.p.3d.v4i8.trap" => "__nvvm_sust_p_3d_v4i8_trap",
2827 "llvm.nvvm.swap.lo.hi.b64" => "__nvvm_swap_lo_hi_b64",
2828 "llvm.nvvm.trunc.d" => "__nvvm_trunc_d",
2829 "llvm.nvvm.trunc.f" => "__nvvm_trunc_f",
2830 "llvm.nvvm.trunc.ftz.f" => "__nvvm_trunc_ftz_f",
2831 "llvm.nvvm.txq.array.size" => "__nvvm_txq_array_size",
2832 "llvm.nvvm.txq.channel.data.type" => "__nvvm_txq_channel_data_type",
2833 "llvm.nvvm.txq.channel.order" => "__nvvm_txq_channel_order",
2834 "llvm.nvvm.txq.depth" => "__nvvm_txq_depth",
2835 "llvm.nvvm.txq.height" => "__nvvm_txq_height",
2836 "llvm.nvvm.txq.num.mipmap.levels" => "__nvvm_txq_num_mipmap_levels",
2837 "llvm.nvvm.txq.num.samples" => "__nvvm_txq_num_samples",
2838 "llvm.nvvm.txq.width" => "__nvvm_txq_width",
2839 "llvm.nvvm.ui2d.rm" => "__nvvm_ui2d_rm",
2840 "llvm.nvvm.ui2d.rn" => "__nvvm_ui2d_rn",
2841 "llvm.nvvm.ui2d.rp" => "__nvvm_ui2d_rp",
2842 "llvm.nvvm.ui2d.rz" => "__nvvm_ui2d_rz",
2843 "llvm.nvvm.ui2f.rm" => "__nvvm_ui2f_rm",
2844 "llvm.nvvm.ui2f.rn" => "__nvvm_ui2f_rn",
2845 "llvm.nvvm.ui2f.rp" => "__nvvm_ui2f_rp",
2846 "llvm.nvvm.ui2f.rz" => "__nvvm_ui2f_rz",
2847 "llvm.nvvm.ull2d.rm" => "__nvvm_ull2d_rm",
2848 "llvm.nvvm.ull2d.rn" => "__nvvm_ull2d_rn",
2849 "llvm.nvvm.ull2d.rp" => "__nvvm_ull2d_rp",
2850 "llvm.nvvm.ull2d.rz" => "__nvvm_ull2d_rz",
2851 "llvm.nvvm.ull2f.rm" => "__nvvm_ull2f_rm",
2852 "llvm.nvvm.ull2f.rn" => "__nvvm_ull2f_rn",
2853 "llvm.nvvm.ull2f.rp" => "__nvvm_ull2f_rp",
2854 "llvm.nvvm.ull2f.rz" => "__nvvm_ull2f_rz",
2856 "llvm.ppc.addex" => "__builtin_ppc_addex",
2857 "llvm.ppc.addf128.round.to.odd" => "__builtin_addf128_round_to_odd",
2858 "llvm.ppc.altivec.crypto.vcipher" => "__builtin_altivec_crypto_vcipher",
2859 "llvm.ppc.altivec.crypto.vcipherlast" => "__builtin_altivec_crypto_vcipherlast",
2860 "llvm.ppc.altivec.crypto.vncipher" => "__builtin_altivec_crypto_vncipher",
2861 "llvm.ppc.altivec.crypto.vncipherlast" => "__builtin_altivec_crypto_vncipherlast",
2862 "llvm.ppc.altivec.crypto.vpermxor" => "__builtin_altivec_crypto_vpermxor",
2863 "llvm.ppc.altivec.crypto.vpermxor.be" => "__builtin_altivec_crypto_vpermxor_be",
2864 "llvm.ppc.altivec.crypto.vpmsumb" => "__builtin_altivec_crypto_vpmsumb",
2865 "llvm.ppc.altivec.crypto.vpmsumd" => "__builtin_altivec_crypto_vpmsumd",
2866 "llvm.ppc.altivec.crypto.vpmsumh" => "__builtin_altivec_crypto_vpmsumh",
2867 "llvm.ppc.altivec.crypto.vpmsumw" => "__builtin_altivec_crypto_vpmsumw",
2868 "llvm.ppc.altivec.crypto.vsbox" => "__builtin_altivec_crypto_vsbox",
2869 "llvm.ppc.altivec.crypto.vshasigmad" => "__builtin_altivec_crypto_vshasigmad",
2870 "llvm.ppc.altivec.crypto.vshasigmaw" => "__builtin_altivec_crypto_vshasigmaw",
2871 "llvm.ppc.altivec.dss" => "__builtin_altivec_dss",
2872 "llvm.ppc.altivec.dssall" => "__builtin_altivec_dssall",
2873 "llvm.ppc.altivec.dst" => "__builtin_altivec_dst",
2874 "llvm.ppc.altivec.dstst" => "__builtin_altivec_dstst",
2875 "llvm.ppc.altivec.dststt" => "__builtin_altivec_dststt",
2876 "llvm.ppc.altivec.dstt" => "__builtin_altivec_dstt",
2877 "llvm.ppc.altivec.mfvscr" => "__builtin_altivec_mfvscr",
2878 "llvm.ppc.altivec.mtvscr" => "__builtin_altivec_mtvscr",
2879 "llvm.ppc.altivec.mtvsrbm" => "__builtin_altivec_mtvsrbm",
2880 "llvm.ppc.altivec.mtvsrdm" => "__builtin_altivec_mtvsrdm",
2881 "llvm.ppc.altivec.mtvsrhm" => "__builtin_altivec_mtvsrhm",
2882 "llvm.ppc.altivec.mtvsrqm" => "__builtin_altivec_mtvsrqm",
2883 "llvm.ppc.altivec.mtvsrwm" => "__builtin_altivec_mtvsrwm",
2884 "llvm.ppc.altivec.vaddcuw" => "__builtin_altivec_vaddcuw",
2885 "llvm.ppc.altivec.vaddecuq" => "__builtin_altivec_vaddecuq",
2886 "llvm.ppc.altivec.vaddeuqm" => "__builtin_altivec_vaddeuqm",
2887 "llvm.ppc.altivec.vaddsbs" => "__builtin_altivec_vaddsbs",
2888 "llvm.ppc.altivec.vaddshs" => "__builtin_altivec_vaddshs",
2889 "llvm.ppc.altivec.vaddsws" => "__builtin_altivec_vaddsws",
2890 "llvm.ppc.altivec.vaddubs" => "__builtin_altivec_vaddubs",
2891 "llvm.ppc.altivec.vadduhs" => "__builtin_altivec_vadduhs",
2892 "llvm.ppc.altivec.vadduws" => "__builtin_altivec_vadduws",
2893 "llvm.ppc.altivec.vavgsb" => "__builtin_altivec_vavgsb",
2894 "llvm.ppc.altivec.vavgsh" => "__builtin_altivec_vavgsh",
2895 "llvm.ppc.altivec.vavgsw" => "__builtin_altivec_vavgsw",
2896 "llvm.ppc.altivec.vavgub" => "__builtin_altivec_vavgub",
2897 "llvm.ppc.altivec.vavguh" => "__builtin_altivec_vavguh",
2898 "llvm.ppc.altivec.vavguw" => "__builtin_altivec_vavguw",
2899 "llvm.ppc.altivec.vbpermd" => "__builtin_altivec_vbpermd",
2900 "llvm.ppc.altivec.vbpermq" => "__builtin_altivec_vbpermq",
2901 "llvm.ppc.altivec.vcfsx" => "__builtin_altivec_vcfsx",
2902 "llvm.ppc.altivec.vcfuged" => "__builtin_altivec_vcfuged",
2903 "llvm.ppc.altivec.vcfux" => "__builtin_altivec_vcfux",
2904 "llvm.ppc.altivec.vclrlb" => "__builtin_altivec_vclrlb",
2905 "llvm.ppc.altivec.vclrrb" => "__builtin_altivec_vclrrb",
2906 "llvm.ppc.altivec.vclzdm" => "__builtin_altivec_vclzdm",
2907 "llvm.ppc.altivec.vclzlsbb" => "__builtin_altivec_vclzlsbb",
2908 "llvm.ppc.altivec.vcmpbfp" => "__builtin_altivec_vcmpbfp",
2909 "llvm.ppc.altivec.vcmpbfp.p" => "__builtin_altivec_vcmpbfp_p",
2910 "llvm.ppc.altivec.vcmpeqfp" => "__builtin_altivec_vcmpeqfp",
2911 "llvm.ppc.altivec.vcmpeqfp.p" => "__builtin_altivec_vcmpeqfp_p",
2912 "llvm.ppc.altivec.vcmpequb" => "__builtin_altivec_vcmpequb",
2913 "llvm.ppc.altivec.vcmpequb.p" => "__builtin_altivec_vcmpequb_p",
2914 "llvm.ppc.altivec.vcmpequd" => "__builtin_altivec_vcmpequd",
2915 "llvm.ppc.altivec.vcmpequd.p" => "__builtin_altivec_vcmpequd_p",
2916 "llvm.ppc.altivec.vcmpequh" => "__builtin_altivec_vcmpequh",
2917 "llvm.ppc.altivec.vcmpequh.p" => "__builtin_altivec_vcmpequh_p",
2918 "llvm.ppc.altivec.vcmpequq" => "__builtin_altivec_vcmpequq",
2919 "llvm.ppc.altivec.vcmpequq.p" => "__builtin_altivec_vcmpequq_p",
2920 "llvm.ppc.altivec.vcmpequw" => "__builtin_altivec_vcmpequw",
2921 "llvm.ppc.altivec.vcmpequw.p" => "__builtin_altivec_vcmpequw_p",
2922 "llvm.ppc.altivec.vcmpgefp" => "__builtin_altivec_vcmpgefp",
2923 "llvm.ppc.altivec.vcmpgefp.p" => "__builtin_altivec_vcmpgefp_p",
2924 "llvm.ppc.altivec.vcmpgtfp" => "__builtin_altivec_vcmpgtfp",
2925 "llvm.ppc.altivec.vcmpgtfp.p" => "__builtin_altivec_vcmpgtfp_p",
2926 "llvm.ppc.altivec.vcmpgtsb" => "__builtin_altivec_vcmpgtsb",
2927 "llvm.ppc.altivec.vcmpgtsb.p" => "__builtin_altivec_vcmpgtsb_p",
2928 "llvm.ppc.altivec.vcmpgtsd" => "__builtin_altivec_vcmpgtsd",
2929 "llvm.ppc.altivec.vcmpgtsd.p" => "__builtin_altivec_vcmpgtsd_p",
2930 "llvm.ppc.altivec.vcmpgtsh" => "__builtin_altivec_vcmpgtsh",
2931 "llvm.ppc.altivec.vcmpgtsh.p" => "__builtin_altivec_vcmpgtsh_p",
2932 "llvm.ppc.altivec.vcmpgtsq" => "__builtin_altivec_vcmpgtsq",
2933 "llvm.ppc.altivec.vcmpgtsq.p" => "__builtin_altivec_vcmpgtsq_p",
2934 "llvm.ppc.altivec.vcmpgtsw" => "__builtin_altivec_vcmpgtsw",
2935 "llvm.ppc.altivec.vcmpgtsw.p" => "__builtin_altivec_vcmpgtsw_p",
2936 "llvm.ppc.altivec.vcmpgtub" => "__builtin_altivec_vcmpgtub",
2937 "llvm.ppc.altivec.vcmpgtub.p" => "__builtin_altivec_vcmpgtub_p",
2938 "llvm.ppc.altivec.vcmpgtud" => "__builtin_altivec_vcmpgtud",
2939 "llvm.ppc.altivec.vcmpgtud.p" => "__builtin_altivec_vcmpgtud_p",
2940 "llvm.ppc.altivec.vcmpgtuh" => "__builtin_altivec_vcmpgtuh",
2941 "llvm.ppc.altivec.vcmpgtuh.p" => "__builtin_altivec_vcmpgtuh_p",
2942 "llvm.ppc.altivec.vcmpgtuq" => "__builtin_altivec_vcmpgtuq",
2943 "llvm.ppc.altivec.vcmpgtuq.p" => "__builtin_altivec_vcmpgtuq_p",
2944 "llvm.ppc.altivec.vcmpgtuw" => "__builtin_altivec_vcmpgtuw",
2945 "llvm.ppc.altivec.vcmpgtuw.p" => "__builtin_altivec_vcmpgtuw_p",
2946 "llvm.ppc.altivec.vcmpneb" => "__builtin_altivec_vcmpneb",
2947 "llvm.ppc.altivec.vcmpneb.p" => "__builtin_altivec_vcmpneb_p",
2948 "llvm.ppc.altivec.vcmpneh" => "__builtin_altivec_vcmpneh",
2949 "llvm.ppc.altivec.vcmpneh.p" => "__builtin_altivec_vcmpneh_p",
2950 "llvm.ppc.altivec.vcmpnew" => "__builtin_altivec_vcmpnew",
2951 "llvm.ppc.altivec.vcmpnew.p" => "__builtin_altivec_vcmpnew_p",
2952 "llvm.ppc.altivec.vcmpnezb" => "__builtin_altivec_vcmpnezb",
2953 "llvm.ppc.altivec.vcmpnezb.p" => "__builtin_altivec_vcmpnezb_p",
2954 "llvm.ppc.altivec.vcmpnezh" => "__builtin_altivec_vcmpnezh",
2955 "llvm.ppc.altivec.vcmpnezh.p" => "__builtin_altivec_vcmpnezh_p",
2956 "llvm.ppc.altivec.vcmpnezw" => "__builtin_altivec_vcmpnezw",
2957 "llvm.ppc.altivec.vcmpnezw.p" => "__builtin_altivec_vcmpnezw_p",
2958 "llvm.ppc.altivec.vcntmbb" => "__builtin_altivec_vcntmbb",
2959 "llvm.ppc.altivec.vcntmbd" => "__builtin_altivec_vcntmbd",
2960 "llvm.ppc.altivec.vcntmbh" => "__builtin_altivec_vcntmbh",
2961 "llvm.ppc.altivec.vcntmbw" => "__builtin_altivec_vcntmbw",
2962 "llvm.ppc.altivec.vctsxs" => "__builtin_altivec_vctsxs",
2963 "llvm.ppc.altivec.vctuxs" => "__builtin_altivec_vctuxs",
2964 "llvm.ppc.altivec.vctzdm" => "__builtin_altivec_vctzdm",
2965 "llvm.ppc.altivec.vctzlsbb" => "__builtin_altivec_vctzlsbb",
2966 "llvm.ppc.altivec.vexpandbm" => "__builtin_altivec_vexpandbm",
2967 "llvm.ppc.altivec.vexpanddm" => "__builtin_altivec_vexpanddm",
2968 "llvm.ppc.altivec.vexpandhm" => "__builtin_altivec_vexpandhm",
2969 "llvm.ppc.altivec.vexpandqm" => "__builtin_altivec_vexpandqm",
2970 "llvm.ppc.altivec.vexpandwm" => "__builtin_altivec_vexpandwm",
2971 "llvm.ppc.altivec.vexptefp" => "__builtin_altivec_vexptefp",
2972 "llvm.ppc.altivec.vextddvlx" => "__builtin_altivec_vextddvlx",
2973 "llvm.ppc.altivec.vextddvrx" => "__builtin_altivec_vextddvrx",
2974 "llvm.ppc.altivec.vextdubvlx" => "__builtin_altivec_vextdubvlx",
2975 "llvm.ppc.altivec.vextdubvrx" => "__builtin_altivec_vextdubvrx",
2976 "llvm.ppc.altivec.vextduhvlx" => "__builtin_altivec_vextduhvlx",
2977 "llvm.ppc.altivec.vextduhvrx" => "__builtin_altivec_vextduhvrx",
2978 "llvm.ppc.altivec.vextduwvlx" => "__builtin_altivec_vextduwvlx",
2979 "llvm.ppc.altivec.vextduwvrx" => "__builtin_altivec_vextduwvrx",
2980 "llvm.ppc.altivec.vextractbm" => "__builtin_altivec_vextractbm",
2981 "llvm.ppc.altivec.vextractdm" => "__builtin_altivec_vextractdm",
2982 "llvm.ppc.altivec.vextracthm" => "__builtin_altivec_vextracthm",
2983 "llvm.ppc.altivec.vextractqm" => "__builtin_altivec_vextractqm",
2984 "llvm.ppc.altivec.vextractwm" => "__builtin_altivec_vextractwm",
2985 "llvm.ppc.altivec.vextsb2d" => "__builtin_altivec_vextsb2d",
2986 "llvm.ppc.altivec.vextsb2w" => "__builtin_altivec_vextsb2w",
2987 "llvm.ppc.altivec.vextsd2q" => "__builtin_altivec_vextsd2q",
2988 "llvm.ppc.altivec.vextsh2d" => "__builtin_altivec_vextsh2d",
2989 "llvm.ppc.altivec.vextsh2w" => "__builtin_altivec_vextsh2w",
2990 "llvm.ppc.altivec.vextsw2d" => "__builtin_altivec_vextsw2d",
2991 "llvm.ppc.altivec.vgbbd" => "__builtin_altivec_vgbbd",
2992 "llvm.ppc.altivec.vgnb" => "__builtin_altivec_vgnb",
2993 "llvm.ppc.altivec.vinsblx" => "__builtin_altivec_vinsblx",
2994 "llvm.ppc.altivec.vinsbrx" => "__builtin_altivec_vinsbrx",
2995 "llvm.ppc.altivec.vinsbvlx" => "__builtin_altivec_vinsbvlx",
2996 "llvm.ppc.altivec.vinsbvrx" => "__builtin_altivec_vinsbvrx",
2997 "llvm.ppc.altivec.vinsdlx" => "__builtin_altivec_vinsdlx",
2998 "llvm.ppc.altivec.vinsdrx" => "__builtin_altivec_vinsdrx",
2999 "llvm.ppc.altivec.vinshlx" => "__builtin_altivec_vinshlx",
3000 "llvm.ppc.altivec.vinshrx" => "__builtin_altivec_vinshrx",
3001 "llvm.ppc.altivec.vinshvlx" => "__builtin_altivec_vinshvlx",
3002 "llvm.ppc.altivec.vinshvrx" => "__builtin_altivec_vinshvrx",
3003 "llvm.ppc.altivec.vinswlx" => "__builtin_altivec_vinswlx",
3004 "llvm.ppc.altivec.vinswrx" => "__builtin_altivec_vinswrx",
3005 "llvm.ppc.altivec.vinswvlx" => "__builtin_altivec_vinswvlx",
3006 "llvm.ppc.altivec.vinswvrx" => "__builtin_altivec_vinswvrx",
3007 "llvm.ppc.altivec.vlogefp" => "__builtin_altivec_vlogefp",
3008 "llvm.ppc.altivec.vmaddfp" => "__builtin_altivec_vmaddfp",
3009 "llvm.ppc.altivec.vmaxfp" => "__builtin_altivec_vmaxfp",
3010 "llvm.ppc.altivec.vmaxsb" => "__builtin_altivec_vmaxsb",
3011 "llvm.ppc.altivec.vmaxsd" => "__builtin_altivec_vmaxsd",
3012 "llvm.ppc.altivec.vmaxsh" => "__builtin_altivec_vmaxsh",
3013 "llvm.ppc.altivec.vmaxsw" => "__builtin_altivec_vmaxsw",
3014 "llvm.ppc.altivec.vmaxub" => "__builtin_altivec_vmaxub",
3015 "llvm.ppc.altivec.vmaxud" => "__builtin_altivec_vmaxud",
3016 "llvm.ppc.altivec.vmaxuh" => "__builtin_altivec_vmaxuh",
3017 "llvm.ppc.altivec.vmaxuw" => "__builtin_altivec_vmaxuw",
3018 "llvm.ppc.altivec.vmhaddshs" => "__builtin_altivec_vmhaddshs",
3019 "llvm.ppc.altivec.vmhraddshs" => "__builtin_altivec_vmhraddshs",
3020 "llvm.ppc.altivec.vminfp" => "__builtin_altivec_vminfp",
3021 "llvm.ppc.altivec.vminsb" => "__builtin_altivec_vminsb",
3022 "llvm.ppc.altivec.vminsd" => "__builtin_altivec_vminsd",
3023 "llvm.ppc.altivec.vminsh" => "__builtin_altivec_vminsh",
3024 "llvm.ppc.altivec.vminsw" => "__builtin_altivec_vminsw",
3025 "llvm.ppc.altivec.vminub" => "__builtin_altivec_vminub",
3026 "llvm.ppc.altivec.vminud" => "__builtin_altivec_vminud",
3027 "llvm.ppc.altivec.vminuh" => "__builtin_altivec_vminuh",
3028 "llvm.ppc.altivec.vminuw" => "__builtin_altivec_vminuw",
3029 "llvm.ppc.altivec.vmladduhm" => "__builtin_altivec_vmladduhm",
3030 "llvm.ppc.altivec.vmsumcud" => "__builtin_altivec_vmsumcud",
3031 "llvm.ppc.altivec.vmsummbm" => "__builtin_altivec_vmsummbm",
3032 "llvm.ppc.altivec.vmsumshm" => "__builtin_altivec_vmsumshm",
3033 "llvm.ppc.altivec.vmsumshs" => "__builtin_altivec_vmsumshs",
3034 "llvm.ppc.altivec.vmsumubm" => "__builtin_altivec_vmsumubm",
3035 "llvm.ppc.altivec.vmsumudm" => "__builtin_altivec_vmsumudm",
3036 "llvm.ppc.altivec.vmsumuhm" => "__builtin_altivec_vmsumuhm",
3037 "llvm.ppc.altivec.vmsumuhs" => "__builtin_altivec_vmsumuhs",
3038 "llvm.ppc.altivec.vmulesb" => "__builtin_altivec_vmulesb",
3039 "llvm.ppc.altivec.vmulesh" => "__builtin_altivec_vmulesh",
3040 "llvm.ppc.altivec.vmulesw" => "__builtin_altivec_vmulesw",
3041 "llvm.ppc.altivec.vmuleub" => "__builtin_altivec_vmuleub",
3042 "llvm.ppc.altivec.vmuleuh" => "__builtin_altivec_vmuleuh",
3043 "llvm.ppc.altivec.vmuleuw" => "__builtin_altivec_vmuleuw",
3044 "llvm.ppc.altivec.vmulosb" => "__builtin_altivec_vmulosb",
3045 "llvm.ppc.altivec.vmulosh" => "__builtin_altivec_vmulosh",
3046 "llvm.ppc.altivec.vmulosw" => "__builtin_altivec_vmulosw",
3047 "llvm.ppc.altivec.vmuloub" => "__builtin_altivec_vmuloub",
3048 "llvm.ppc.altivec.vmulouh" => "__builtin_altivec_vmulouh",
3049 "llvm.ppc.altivec.vmulouw" => "__builtin_altivec_vmulouw",
3050 "llvm.ppc.altivec.vnmsubfp" => "__builtin_altivec_vnmsubfp",
3051 "llvm.ppc.altivec.vpdepd" => "__builtin_altivec_vpdepd",
3052 "llvm.ppc.altivec.vperm" => "__builtin_altivec_vperm_4si",
3053 "llvm.ppc.altivec.vpextd" => "__builtin_altivec_vpextd",
3054 "llvm.ppc.altivec.vpkpx" => "__builtin_altivec_vpkpx",
3055 "llvm.ppc.altivec.vpksdss" => "__builtin_altivec_vpksdss",
3056 "llvm.ppc.altivec.vpksdus" => "__builtin_altivec_vpksdus",
3057 "llvm.ppc.altivec.vpkshss" => "__builtin_altivec_vpkshss",
3058 "llvm.ppc.altivec.vpkshus" => "__builtin_altivec_vpkshus",
3059 "llvm.ppc.altivec.vpkswss" => "__builtin_altivec_vpkswss",
3060 "llvm.ppc.altivec.vpkswus" => "__builtin_altivec_vpkswus",
3061 "llvm.ppc.altivec.vpkudus" => "__builtin_altivec_vpkudus",
3062 "llvm.ppc.altivec.vpkuhus" => "__builtin_altivec_vpkuhus",
3063 "llvm.ppc.altivec.vpkuwus" => "__builtin_altivec_vpkuwus",
3064 "llvm.ppc.altivec.vprtybd" => "__builtin_altivec_vprtybd",
3065 "llvm.ppc.altivec.vprtybq" => "__builtin_altivec_vprtybq",
3066 "llvm.ppc.altivec.vprtybw" => "__builtin_altivec_vprtybw",
3067 "llvm.ppc.altivec.vrefp" => "__builtin_altivec_vrefp",
3068 "llvm.ppc.altivec.vrfim" => "__builtin_altivec_vrfim",
3069 "llvm.ppc.altivec.vrfin" => "__builtin_altivec_vrfin",
3070 "llvm.ppc.altivec.vrfip" => "__builtin_altivec_vrfip",
3071 "llvm.ppc.altivec.vrfiz" => "__builtin_altivec_vrfiz",
3072 "llvm.ppc.altivec.vrlb" => "__builtin_altivec_vrlb",
3073 "llvm.ppc.altivec.vrld" => "__builtin_altivec_vrld",
3074 "llvm.ppc.altivec.vrlh" => "__builtin_altivec_vrlh",
3075 "llvm.ppc.altivec.vrlw" => "__builtin_altivec_vrlw",
3076 "llvm.ppc.altivec.vrsqrtefp" => "__builtin_altivec_vrsqrtefp",
3077 "llvm.ppc.altivec.vsel" => "__builtin_altivec_vsel_4si",
3078 "llvm.ppc.altivec.vsl" => "__builtin_altivec_vsl",
3079 "llvm.ppc.altivec.vslb" => "__builtin_altivec_vslb",
3080 "llvm.ppc.altivec.vsldbi" => "__builtin_altivec_vsldbi",
3081 "llvm.ppc.altivec.vslh" => "__builtin_altivec_vslh",
3082 "llvm.ppc.altivec.vslo" => "__builtin_altivec_vslo",
3083 "llvm.ppc.altivec.vslw" => "__builtin_altivec_vslw",
3084 "llvm.ppc.altivec.vsr" => "__builtin_altivec_vsr",
3085 "llvm.ppc.altivec.vsrab" => "__builtin_altivec_vsrab",
3086 "llvm.ppc.altivec.vsrah" => "__builtin_altivec_vsrah",
3087 "llvm.ppc.altivec.vsraw" => "__builtin_altivec_vsraw",
3088 "llvm.ppc.altivec.vsrb" => "__builtin_altivec_vsrb",
3089 "llvm.ppc.altivec.vsrdbi" => "__builtin_altivec_vsrdbi",
3090 "llvm.ppc.altivec.vsrh" => "__builtin_altivec_vsrh",
3091 "llvm.ppc.altivec.vsro" => "__builtin_altivec_vsro",
3092 "llvm.ppc.altivec.vsrw" => "__builtin_altivec_vsrw",
3093 "llvm.ppc.altivec.vstribl" => "__builtin_altivec_vstribl",
3094 "llvm.ppc.altivec.vstribl.p" => "__builtin_altivec_vstribl_p",
3095 "llvm.ppc.altivec.vstribr" => "__builtin_altivec_vstribr",
3096 "llvm.ppc.altivec.vstribr.p" => "__builtin_altivec_vstribr_p",
3097 "llvm.ppc.altivec.vstrihl" => "__builtin_altivec_vstrihl",
3098 "llvm.ppc.altivec.vstrihl.p" => "__builtin_altivec_vstrihl_p",
3099 "llvm.ppc.altivec.vstrihr" => "__builtin_altivec_vstrihr",
3100 "llvm.ppc.altivec.vstrihr.p" => "__builtin_altivec_vstrihr_p",
3101 "llvm.ppc.altivec.vsubcuw" => "__builtin_altivec_vsubcuw",
3102 "llvm.ppc.altivec.vsubecuq" => "__builtin_altivec_vsubecuq",
3103 "llvm.ppc.altivec.vsubeuqm" => "__builtin_altivec_vsubeuqm",
3104 "llvm.ppc.altivec.vsubsbs" => "__builtin_altivec_vsubsbs",
3105 "llvm.ppc.altivec.vsubshs" => "__builtin_altivec_vsubshs",
3106 "llvm.ppc.altivec.vsubsws" => "__builtin_altivec_vsubsws",
3107 "llvm.ppc.altivec.vsububs" => "__builtin_altivec_vsububs",
3108 "llvm.ppc.altivec.vsubuhs" => "__builtin_altivec_vsubuhs",
3109 "llvm.ppc.altivec.vsubuws" => "__builtin_altivec_vsubuws",
3110 "llvm.ppc.altivec.vsum2sws" => "__builtin_altivec_vsum2sws",
3111 "llvm.ppc.altivec.vsum4sbs" => "__builtin_altivec_vsum4sbs",
3112 "llvm.ppc.altivec.vsum4shs" => "__builtin_altivec_vsum4shs",
3113 "llvm.ppc.altivec.vsum4ubs" => "__builtin_altivec_vsum4ubs",
3114 "llvm.ppc.altivec.vsumsws" => "__builtin_altivec_vsumsws",
3115 "llvm.ppc.altivec.vupkhpx" => "__builtin_altivec_vupkhpx",
3116 "llvm.ppc.altivec.vupkhsb" => "__builtin_altivec_vupkhsb",
3117 "llvm.ppc.altivec.vupkhsh" => "__builtin_altivec_vupkhsh",
3118 "llvm.ppc.altivec.vupkhsw" => "__builtin_altivec_vupkhsw",
3119 "llvm.ppc.altivec.vupklpx" => "__builtin_altivec_vupklpx",
3120 "llvm.ppc.altivec.vupklsb" => "__builtin_altivec_vupklsb",
3121 "llvm.ppc.altivec.vupklsh" => "__builtin_altivec_vupklsh",
3122 "llvm.ppc.altivec.vupklsw" => "__builtin_altivec_vupklsw",
3123 "llvm.ppc.bcdadd" => "__builtin_ppc_bcdadd",
3124 "llvm.ppc.bcdadd.p" => "__builtin_ppc_bcdadd_p",
3125 "llvm.ppc.bcdsub" => "__builtin_ppc_bcdsub",
3126 "llvm.ppc.bcdsub.p" => "__builtin_ppc_bcdsub_p",
3127 "llvm.ppc.bpermd" => "__builtin_bpermd",
3128 "llvm.ppc.cfuged" => "__builtin_cfuged",
3129 "llvm.ppc.cmpeqb" => "__builtin_ppc_cmpeqb",
3130 "llvm.ppc.cmprb" => "__builtin_ppc_cmprb",
3131 "llvm.ppc.cntlzdm" => "__builtin_cntlzdm",
3132 "llvm.ppc.cnttzdm" => "__builtin_cnttzdm",
3133 "llvm.ppc.compare.exp.eq" => "__builtin_ppc_compare_exp_eq",
3134 "llvm.ppc.compare.exp.gt" => "__builtin_ppc_compare_exp_gt",
3135 "llvm.ppc.compare.exp.lt" => "__builtin_ppc_compare_exp_lt",
3136 "llvm.ppc.compare.exp.uo" => "__builtin_ppc_compare_exp_uo",
3137 "llvm.ppc.darn" => "__builtin_darn",
3138 "llvm.ppc.darn32" => "__builtin_darn_32",
3139 "llvm.ppc.darnraw" => "__builtin_darn_raw",
3140 "llvm.ppc.dcbf" => "__builtin_dcbf",
3141 "llvm.ppc.dcbfl" => "__builtin_ppc_dcbfl",
3142 "llvm.ppc.dcbflp" => "__builtin_ppc_dcbflp",
3143 "llvm.ppc.dcbst" => "__builtin_ppc_dcbst",
3144 "llvm.ppc.dcbt" => "__builtin_ppc_dcbt",
3145 "llvm.ppc.dcbtst" => "__builtin_ppc_dcbtst",
3146 "llvm.ppc.dcbtstt" => "__builtin_ppc_dcbtstt",
3147 "llvm.ppc.dcbtt" => "__builtin_ppc_dcbtt",
3148 "llvm.ppc.dcbz" => "__builtin_ppc_dcbz",
3149 "llvm.ppc.divde" => "__builtin_divde",
3150 "llvm.ppc.divdeu" => "__builtin_divdeu",
3151 "llvm.ppc.divf128.round.to.odd" => "__builtin_divf128_round_to_odd",
3152 "llvm.ppc.divwe" => "__builtin_divwe",
3153 "llvm.ppc.divweu" => "__builtin_divweu",
3154 "llvm.ppc.eieio" => "__builtin_ppc_eieio",
3155 "llvm.ppc.extract.exp" => "__builtin_ppc_extract_exp",
3156 "llvm.ppc.extract.sig" => "__builtin_ppc_extract_sig",
3157 "llvm.ppc.fcfid" => "__builtin_ppc_fcfid",
3158 "llvm.ppc.fcfud" => "__builtin_ppc_fcfud",
3159 "llvm.ppc.fctid" => "__builtin_ppc_fctid",
3160 "llvm.ppc.fctidz" => "__builtin_ppc_fctidz",
3161 "llvm.ppc.fctiw" => "__builtin_ppc_fctiw",
3162 "llvm.ppc.fctiwz" => "__builtin_ppc_fctiwz",
3163 "llvm.ppc.fctudz" => "__builtin_ppc_fctudz",
3164 "llvm.ppc.fctuwz" => "__builtin_ppc_fctuwz",
3165 "llvm.ppc.fmaf128.round.to.odd" => "__builtin_fmaf128_round_to_odd",
3166 "llvm.ppc.fmsub" => "__builtin_ppc_fmsub",
3167 "llvm.ppc.fmsubs" => "__builtin_ppc_fmsubs",
3168 "llvm.ppc.fnmadd" => "__builtin_ppc_fnmadd",
3169 "llvm.ppc.fnmadds" => "__builtin_ppc_fnmadds",
3170 "llvm.ppc.fre" => "__builtin_ppc_fre",
3171 "llvm.ppc.fres" => "__builtin_ppc_fres",
3172 "llvm.ppc.frsqrte" => "__builtin_ppc_frsqrte",
3173 "llvm.ppc.frsqrtes" => "__builtin_ppc_frsqrtes",
3174 "llvm.ppc.fsel" => "__builtin_ppc_fsel",
3175 "llvm.ppc.fsels" => "__builtin_ppc_fsels",
3176 "llvm.ppc.get.texasr" => "__builtin_get_texasr",
3177 "llvm.ppc.get.texasru" => "__builtin_get_texasru",
3178 "llvm.ppc.get.tfhar" => "__builtin_get_tfhar",
3179 "llvm.ppc.get.tfiar" => "__builtin_get_tfiar",
3180 "llvm.ppc.icbt" => "__builtin_ppc_icbt",
3181 "llvm.ppc.insert.exp" => "__builtin_ppc_insert_exp",
3182 "llvm.ppc.iospace.eieio" => "__builtin_ppc_iospace_eieio",
3183 "llvm.ppc.iospace.lwsync" => "__builtin_ppc_iospace_lwsync",
3184 "llvm.ppc.iospace.sync" => "__builtin_ppc_iospace_sync",
3185 "llvm.ppc.isync" => "__builtin_ppc_isync",
3186 "llvm.ppc.load4r" => "__builtin_ppc_load4r",
3187 "llvm.ppc.load8r" => "__builtin_ppc_load8r",
3188 "llvm.ppc.lwsync" => "__builtin_ppc_lwsync",
3189 "llvm.ppc.maddhd" => "__builtin_ppc_maddhd",
3190 "llvm.ppc.maddhdu" => "__builtin_ppc_maddhdu",
3191 "llvm.ppc.maddld" => "__builtin_ppc_maddld",
3192 "llvm.ppc.mfmsr" => "__builtin_ppc_mfmsr",
3193 "llvm.ppc.mftbu" => "__builtin_ppc_mftbu",
3194 "llvm.ppc.mtfsb0" => "__builtin_ppc_mtfsb0",
3195 "llvm.ppc.mtfsb1" => "__builtin_ppc_mtfsb1",
3196 "llvm.ppc.mtfsfi" => "__builtin_ppc_mtfsfi",
3197 "llvm.ppc.mtmsr" => "__builtin_ppc_mtmsr",
3198 "llvm.ppc.mulf128.round.to.odd" => "__builtin_mulf128_round_to_odd",
3199 "llvm.ppc.mulhd" => "__builtin_ppc_mulhd",
3200 "llvm.ppc.mulhdu" => "__builtin_ppc_mulhdu",
3201 "llvm.ppc.mulhw" => "__builtin_ppc_mulhw",
3202 "llvm.ppc.mulhwu" => "__builtin_ppc_mulhwu",
3203 "llvm.ppc.pack.longdouble" => "__builtin_pack_longdouble",
3204 "llvm.ppc.pdepd" => "__builtin_pdepd",
3205 "llvm.ppc.pextd" => "__builtin_pextd",
3206 "llvm.ppc.qpx.qvfabs" => "__builtin_qpx_qvfabs",
3207 "llvm.ppc.qpx.qvfadd" => "__builtin_qpx_qvfadd",
3208 "llvm.ppc.qpx.qvfadds" => "__builtin_qpx_qvfadds",
3209 "llvm.ppc.qpx.qvfcfid" => "__builtin_qpx_qvfcfid",
3210 "llvm.ppc.qpx.qvfcfids" => "__builtin_qpx_qvfcfids",
3211 "llvm.ppc.qpx.qvfcfidu" => "__builtin_qpx_qvfcfidu",
3212 "llvm.ppc.qpx.qvfcfidus" => "__builtin_qpx_qvfcfidus",
3213 "llvm.ppc.qpx.qvfcmpeq" => "__builtin_qpx_qvfcmpeq",
3214 "llvm.ppc.qpx.qvfcmpgt" => "__builtin_qpx_qvfcmpgt",
3215 "llvm.ppc.qpx.qvfcmplt" => "__builtin_qpx_qvfcmplt",
3216 "llvm.ppc.qpx.qvfcpsgn" => "__builtin_qpx_qvfcpsgn",
3217 "llvm.ppc.qpx.qvfctid" => "__builtin_qpx_qvfctid",
3218 "llvm.ppc.qpx.qvfctidu" => "__builtin_qpx_qvfctidu",
3219 "llvm.ppc.qpx.qvfctiduz" => "__builtin_qpx_qvfctiduz",
3220 "llvm.ppc.qpx.qvfctidz" => "__builtin_qpx_qvfctidz",
3221 "llvm.ppc.qpx.qvfctiw" => "__builtin_qpx_qvfctiw",
3222 "llvm.ppc.qpx.qvfctiwu" => "__builtin_qpx_qvfctiwu",
3223 "llvm.ppc.qpx.qvfctiwuz" => "__builtin_qpx_qvfctiwuz",
3224 "llvm.ppc.qpx.qvfctiwz" => "__builtin_qpx_qvfctiwz",
3225 "llvm.ppc.qpx.qvflogical" => "__builtin_qpx_qvflogical",
3226 "llvm.ppc.qpx.qvfmadd" => "__builtin_qpx_qvfmadd",
3227 "llvm.ppc.qpx.qvfmadds" => "__builtin_qpx_qvfmadds",
3228 "llvm.ppc.qpx.qvfmsub" => "__builtin_qpx_qvfmsub",
3229 "llvm.ppc.qpx.qvfmsubs" => "__builtin_qpx_qvfmsubs",
3230 "llvm.ppc.qpx.qvfmul" => "__builtin_qpx_qvfmul",
3231 "llvm.ppc.qpx.qvfmuls" => "__builtin_qpx_qvfmuls",
3232 "llvm.ppc.qpx.qvfnabs" => "__builtin_qpx_qvfnabs",
3233 "llvm.ppc.qpx.qvfneg" => "__builtin_qpx_qvfneg",
3234 "llvm.ppc.qpx.qvfnmadd" => "__builtin_qpx_qvfnmadd",
3235 "llvm.ppc.qpx.qvfnmadds" => "__builtin_qpx_qvfnmadds",
3236 "llvm.ppc.qpx.qvfnmsub" => "__builtin_qpx_qvfnmsub",
3237 "llvm.ppc.qpx.qvfnmsubs" => "__builtin_qpx_qvfnmsubs",
3238 "llvm.ppc.qpx.qvfperm" => "__builtin_qpx_qvfperm",
3239 "llvm.ppc.qpx.qvfre" => "__builtin_qpx_qvfre",
3240 "llvm.ppc.qpx.qvfres" => "__builtin_qpx_qvfres",
3241 "llvm.ppc.qpx.qvfrim" => "__builtin_qpx_qvfrim",
3242 "llvm.ppc.qpx.qvfrin" => "__builtin_qpx_qvfrin",
3243 "llvm.ppc.qpx.qvfrip" => "__builtin_qpx_qvfrip",
3244 "llvm.ppc.qpx.qvfriz" => "__builtin_qpx_qvfriz",
3245 "llvm.ppc.qpx.qvfrsp" => "__builtin_qpx_qvfrsp",
3246 "llvm.ppc.qpx.qvfrsqrte" => "__builtin_qpx_qvfrsqrte",
3247 "llvm.ppc.qpx.qvfrsqrtes" => "__builtin_qpx_qvfrsqrtes",
3248 "llvm.ppc.qpx.qvfsel" => "__builtin_qpx_qvfsel",
3249 "llvm.ppc.qpx.qvfsub" => "__builtin_qpx_qvfsub",
3250 "llvm.ppc.qpx.qvfsubs" => "__builtin_qpx_qvfsubs",
3251 "llvm.ppc.qpx.qvftstnan" => "__builtin_qpx_qvftstnan",
3252 "llvm.ppc.qpx.qvfxmadd" => "__builtin_qpx_qvfxmadd",
3253 "llvm.ppc.qpx.qvfxmadds" => "__builtin_qpx_qvfxmadds",
3254 "llvm.ppc.qpx.qvfxmul" => "__builtin_qpx_qvfxmul",
3255 "llvm.ppc.qpx.qvfxmuls" => "__builtin_qpx_qvfxmuls",
3256 "llvm.ppc.qpx.qvfxxcpnmadd" => "__builtin_qpx_qvfxxcpnmadd",
3257 "llvm.ppc.qpx.qvfxxcpnmadds" => "__builtin_qpx_qvfxxcpnmadds",
3258 "llvm.ppc.qpx.qvfxxmadd" => "__builtin_qpx_qvfxxmadd",
3259 "llvm.ppc.qpx.qvfxxmadds" => "__builtin_qpx_qvfxxmadds",
3260 "llvm.ppc.qpx.qvfxxnpmadd" => "__builtin_qpx_qvfxxnpmadd",
3261 "llvm.ppc.qpx.qvfxxnpmadds" => "__builtin_qpx_qvfxxnpmadds",
3262 "llvm.ppc.qpx.qvgpci" => "__builtin_qpx_qvgpci",
3263 "llvm.ppc.qpx.qvlfcd" => "__builtin_qpx_qvlfcd",
3264 "llvm.ppc.qpx.qvlfcda" => "__builtin_qpx_qvlfcda",
3265 "llvm.ppc.qpx.qvlfcs" => "__builtin_qpx_qvlfcs",
3266 "llvm.ppc.qpx.qvlfcsa" => "__builtin_qpx_qvlfcsa",
3267 "llvm.ppc.qpx.qvlfd" => "__builtin_qpx_qvlfd",
3268 "llvm.ppc.qpx.qvlfda" => "__builtin_qpx_qvlfda",
3269 "llvm.ppc.qpx.qvlfiwa" => "__builtin_qpx_qvlfiwa",
3270 "llvm.ppc.qpx.qvlfiwaa" => "__builtin_qpx_qvlfiwaa",
3271 "llvm.ppc.qpx.qvlfiwz" => "__builtin_qpx_qvlfiwz",
3272 "llvm.ppc.qpx.qvlfiwza" => "__builtin_qpx_qvlfiwza",
3273 "llvm.ppc.qpx.qvlfs" => "__builtin_qpx_qvlfs",
3274 "llvm.ppc.qpx.qvlfsa" => "__builtin_qpx_qvlfsa",
3275 "llvm.ppc.qpx.qvlpcld" => "__builtin_qpx_qvlpcld",
3276 "llvm.ppc.qpx.qvlpcls" => "__builtin_qpx_qvlpcls",
3277 "llvm.ppc.qpx.qvlpcrd" => "__builtin_qpx_qvlpcrd",
3278 "llvm.ppc.qpx.qvlpcrs" => "__builtin_qpx_qvlpcrs",
3279 "llvm.ppc.qpx.qvstfcd" => "__builtin_qpx_qvstfcd",
3280 "llvm.ppc.qpx.qvstfcda" => "__builtin_qpx_qvstfcda",
3281 "llvm.ppc.qpx.qvstfcs" => "__builtin_qpx_qvstfcs",
3282 "llvm.ppc.qpx.qvstfcsa" => "__builtin_qpx_qvstfcsa",
3283 "llvm.ppc.qpx.qvstfd" => "__builtin_qpx_qvstfd",
3284 "llvm.ppc.qpx.qvstfda" => "__builtin_qpx_qvstfda",
3285 "llvm.ppc.qpx.qvstfiw" => "__builtin_qpx_qvstfiw",
3286 "llvm.ppc.qpx.qvstfiwa" => "__builtin_qpx_qvstfiwa",
3287 "llvm.ppc.qpx.qvstfs" => "__builtin_qpx_qvstfs",
3288 "llvm.ppc.qpx.qvstfsa" => "__builtin_qpx_qvstfsa",
3289 "llvm.ppc.readflm" => "__builtin_readflm",
3290 "llvm.ppc.scalar.extract.expq" => "__builtin_vsx_scalar_extract_expq",
3291 "llvm.ppc.scalar.insert.exp.qp" => "__builtin_vsx_scalar_insert_exp_qp",
3292 "llvm.ppc.set.texasr" => "__builtin_set_texasr",
3293 "llvm.ppc.set.texasru" => "__builtin_set_texasru",
3294 "llvm.ppc.set.tfhar" => "__builtin_set_tfhar",
3295 "llvm.ppc.set.tfiar" => "__builtin_set_tfiar",
3296 "llvm.ppc.setb" => "__builtin_ppc_setb",
3297 "llvm.ppc.setflm" => "__builtin_setflm",
3298 "llvm.ppc.setrnd" => "__builtin_setrnd",
3299 "llvm.ppc.sqrtf128.round.to.odd" => "__builtin_sqrtf128_round_to_odd",
3300 "llvm.ppc.stbcx" => "__builtin_ppc_stbcx",
3301 "llvm.ppc.stdcx" => "__builtin_ppc_stdcx",
3302 "llvm.ppc.stfiw" => "__builtin_ppc_stfiw",
3303 "llvm.ppc.store2r" => "__builtin_ppc_store2r",
3304 "llvm.ppc.store4r" => "__builtin_ppc_store4r",
3305 "llvm.ppc.store8r" => "__builtin_ppc_store8r",
3306 "llvm.ppc.stwcx" => "__builtin_ppc_stwcx",
3307 "llvm.ppc.subf128.round.to.odd" => "__builtin_subf128_round_to_odd",
3308 "llvm.ppc.sync" => "__builtin_ppc_sync",
3309 "llvm.ppc.tabort" => "__builtin_tabort",
3310 "llvm.ppc.tabortdc" => "__builtin_tabortdc",
3311 "llvm.ppc.tabortdci" => "__builtin_tabortdci",
3312 "llvm.ppc.tabortwc" => "__builtin_tabortwc",
3313 "llvm.ppc.tabortwci" => "__builtin_tabortwci",
3314 "llvm.ppc.tbegin" => "__builtin_tbegin",
3315 "llvm.ppc.tcheck" => "__builtin_tcheck",
3316 "llvm.ppc.tdw" => "__builtin_ppc_tdw",
3317 "llvm.ppc.tend" => "__builtin_tend",
3318 "llvm.ppc.tendall" => "__builtin_tendall",
3319 "llvm.ppc.trap" => "__builtin_ppc_trap",
3320 "llvm.ppc.trapd" => "__builtin_ppc_trapd",
3321 "llvm.ppc.trechkpt" => "__builtin_trechkpt",
3322 "llvm.ppc.treclaim" => "__builtin_treclaim",
3323 "llvm.ppc.tresume" => "__builtin_tresume",
3324 "llvm.ppc.truncf128.round.to.odd" => "__builtin_truncf128_round_to_odd",
3325 "llvm.ppc.tsr" => "__builtin_tsr",
3326 "llvm.ppc.tsuspend" => "__builtin_tsuspend",
3327 "llvm.ppc.ttest" => "__builtin_ttest",
3328 "llvm.ppc.tw" => "__builtin_ppc_tw",
3329 "llvm.ppc.unpack.longdouble" => "__builtin_unpack_longdouble",
3330 "llvm.ppc.vsx.xsmaxdp" => "__builtin_vsx_xsmaxdp",
3331 "llvm.ppc.vsx.xsmindp" => "__builtin_vsx_xsmindp",
3332 "llvm.ppc.vsx.xvcmpeqdp" => "__builtin_vsx_xvcmpeqdp",
3333 "llvm.ppc.vsx.xvcmpeqdp.p" => "__builtin_vsx_xvcmpeqdp_p",
3334 "llvm.ppc.vsx.xvcmpeqsp" => "__builtin_vsx_xvcmpeqsp",
3335 "llvm.ppc.vsx.xvcmpeqsp.p" => "__builtin_vsx_xvcmpeqsp_p",
3336 "llvm.ppc.vsx.xvcmpgedp" => "__builtin_vsx_xvcmpgedp",
3337 "llvm.ppc.vsx.xvcmpgedp.p" => "__builtin_vsx_xvcmpgedp_p",
3338 "llvm.ppc.vsx.xvcmpgesp" => "__builtin_vsx_xvcmpgesp",
3339 "llvm.ppc.vsx.xvcmpgesp.p" => "__builtin_vsx_xvcmpgesp_p",
3340 "llvm.ppc.vsx.xvcmpgtdp" => "__builtin_vsx_xvcmpgtdp",
3341 "llvm.ppc.vsx.xvcmpgtdp.p" => "__builtin_vsx_xvcmpgtdp_p",
3342 "llvm.ppc.vsx.xvcmpgtsp" => "__builtin_vsx_xvcmpgtsp",
3343 "llvm.ppc.vsx.xvcmpgtsp.p" => "__builtin_vsx_xvcmpgtsp_p",
3344 "llvm.ppc.vsx.xvdivdp" => "__builtin_vsx_xvdivdp",
3345 "llvm.ppc.vsx.xvdivsp" => "__builtin_vsx_xvdivsp",
3346 "llvm.ppc.vsx.xvmaxdp" => "__builtin_vsx_xvmaxdp",
3347 "llvm.ppc.vsx.xvmaxsp" => "__builtin_vsx_xvmaxsp",
3348 "llvm.ppc.vsx.xvmindp" => "__builtin_vsx_xvmindp",
3349 "llvm.ppc.vsx.xvminsp" => "__builtin_vsx_xvminsp",
3350 "llvm.ppc.vsx.xvredp" => "__builtin_vsx_xvredp",
3351 "llvm.ppc.vsx.xvresp" => "__builtin_vsx_xvresp",
3352 "llvm.ppc.vsx.xvrsqrtedp" => "__builtin_vsx_xvrsqrtedp",
3353 "llvm.ppc.vsx.xvrsqrtesp" => "__builtin_vsx_xvrsqrtesp",
3354 "llvm.ppc.vsx.xxblendvb" => "__builtin_vsx_xxblendvb",
3355 "llvm.ppc.vsx.xxblendvd" => "__builtin_vsx_xxblendvd",
3356 "llvm.ppc.vsx.xxblendvh" => "__builtin_vsx_xxblendvh",
3357 "llvm.ppc.vsx.xxblendvw" => "__builtin_vsx_xxblendvw",
3358 "llvm.ppc.vsx.xxleqv" => "__builtin_vsx_xxleqv",
3359 "llvm.ppc.vsx.xxpermx" => "__builtin_vsx_xxpermx",
3361 "llvm.ptx.bar.sync" => "__builtin_ptx_bar_sync",
3362 "llvm.ptx.read.clock" => "__builtin_ptx_read_clock",
3363 "llvm.ptx.read.clock64" => "__builtin_ptx_read_clock64",
3364 "llvm.ptx.read.gridid" => "__builtin_ptx_read_gridid",
3365 "llvm.ptx.read.laneid" => "__builtin_ptx_read_laneid",
3366 "llvm.ptx.read.lanemask.eq" => "__builtin_ptx_read_lanemask_eq",
3367 "llvm.ptx.read.lanemask.ge" => "__builtin_ptx_read_lanemask_ge",
3368 "llvm.ptx.read.lanemask.gt" => "__builtin_ptx_read_lanemask_gt",
3369 "llvm.ptx.read.lanemask.le" => "__builtin_ptx_read_lanemask_le",
3370 "llvm.ptx.read.lanemask.lt" => "__builtin_ptx_read_lanemask_lt",
3371 "llvm.ptx.read.nsmid" => "__builtin_ptx_read_nsmid",
3372 "llvm.ptx.read.nwarpid" => "__builtin_ptx_read_nwarpid",
3373 "llvm.ptx.read.pm0" => "__builtin_ptx_read_pm0",
3374 "llvm.ptx.read.pm1" => "__builtin_ptx_read_pm1",
3375 "llvm.ptx.read.pm2" => "__builtin_ptx_read_pm2",
3376 "llvm.ptx.read.pm3" => "__builtin_ptx_read_pm3",
3377 "llvm.ptx.read.smid" => "__builtin_ptx_read_smid",
3378 "llvm.ptx.read.warpid" => "__builtin_ptx_read_warpid",
3380 "llvm.s390.efpc" => "__builtin_s390_efpc",
3381 "llvm.s390.etnd" => "__builtin_tx_nesting_depth",
3382 "llvm.s390.lcbb" => "__builtin_s390_lcbb",
3383 "llvm.s390.ppa.txassist" => "__builtin_tx_assist",
3384 "llvm.s390.sfpc" => "__builtin_s390_sfpc",
3385 "llvm.s390.tend" => "__builtin_tend",
3386 "llvm.s390.vcfn" => "__builtin_s390_vcfn",
3387 "llvm.s390.vclfnhs" => "__builtin_s390_vclfnhs",
3388 "llvm.s390.vclfnls" => "__builtin_s390_vclfnls",
3389 "llvm.s390.vcnf" => "__builtin_s390_vcnf",
3390 "llvm.s390.vcrnfs" => "__builtin_s390_vcrnfs",
3391 "llvm.s390.vlbb" => "__builtin_s390_vlbb",
3392 "llvm.s390.vll" => "__builtin_s390_vll",
3393 "llvm.s390.vlrl" => "__builtin_s390_vlrl",
3394 "llvm.s390.vmslg" => "__builtin_s390_vmslg",
3395 "llvm.s390.vpdi" => "__builtin_s390_vpdi",
3396 "llvm.s390.vperm" => "__builtin_s390_vperm",
3397 "llvm.s390.vsld" => "__builtin_s390_vsld",
3398 "llvm.s390.vsldb" => "__builtin_s390_vsldb",
3399 "llvm.s390.vsrd" => "__builtin_s390_vsrd",
3400 "llvm.s390.vstl" => "__builtin_s390_vstl",
3401 "llvm.s390.vstrl" => "__builtin_s390_vstrl",
3403 "llvm.ve.vl.extract.vm512l" => "__builtin_ve_vl_extract_vm512l",
3404 "llvm.ve.vl.extract.vm512u" => "__builtin_ve_vl_extract_vm512u",
3405 "llvm.ve.vl.insert.vm512l" => "__builtin_ve_vl_insert_vm512l",
3406 "llvm.ve.vl.insert.vm512u" => "__builtin_ve_vl_insert_vm512u",
3407 "llvm.ve.vl.pack.f32a" => "__builtin_ve_vl_pack_f32a",
3408 "llvm.ve.vl.pack.f32p" => "__builtin_ve_vl_pack_f32p",
3410 "llvm.x86.3dnow.pavgusb" => "__builtin_ia32_pavgusb",
3411 "llvm.x86.3dnow.pf2id" => "__builtin_ia32_pf2id",
3412 "llvm.x86.3dnow.pfacc" => "__builtin_ia32_pfacc",
3413 "llvm.x86.3dnow.pfadd" => "__builtin_ia32_pfadd",
3414 "llvm.x86.3dnow.pfcmpeq" => "__builtin_ia32_pfcmpeq",
3415 "llvm.x86.3dnow.pfcmpge" => "__builtin_ia32_pfcmpge",
3416 "llvm.x86.3dnow.pfcmpgt" => "__builtin_ia32_pfcmpgt",
3417 "llvm.x86.3dnow.pfmax" => "__builtin_ia32_pfmax",
3418 "llvm.x86.3dnow.pfmin" => "__builtin_ia32_pfmin",
3419 "llvm.x86.3dnow.pfmul" => "__builtin_ia32_pfmul",
3420 "llvm.x86.3dnow.pfrcp" => "__builtin_ia32_pfrcp",
3421 "llvm.x86.3dnow.pfrcpit1" => "__builtin_ia32_pfrcpit1",
3422 "llvm.x86.3dnow.pfrcpit2" => "__builtin_ia32_pfrcpit2",
3423 "llvm.x86.3dnow.pfrsqit1" => "__builtin_ia32_pfrsqit1",
3424 "llvm.x86.3dnow.pfrsqrt" => "__builtin_ia32_pfrsqrt",
3425 "llvm.x86.3dnow.pfsub" => "__builtin_ia32_pfsub",
3426 "llvm.x86.3dnow.pfsubr" => "__builtin_ia32_pfsubr",
3427 "llvm.x86.3dnow.pi2fd" => "__builtin_ia32_pi2fd",
3428 "llvm.x86.3dnow.pmulhrw" => "__builtin_ia32_pmulhrw",
3429 "llvm.x86.3dnowa.pf2iw" => "__builtin_ia32_pf2iw",
3430 "llvm.x86.3dnowa.pfnacc" => "__builtin_ia32_pfnacc",
3431 "llvm.x86.3dnowa.pfpnacc" => "__builtin_ia32_pfpnacc",
3432 "llvm.x86.3dnowa.pi2fw" => "__builtin_ia32_pi2fw",
3433 "llvm.x86.addcarry.u32" => "__builtin_ia32_addcarry_u32",
3434 "llvm.x86.addcarry.u64" => "__builtin_ia32_addcarry_u64",
3435 "llvm.x86.addcarryx.u32" => "__builtin_ia32_addcarryx_u32",
3436 "llvm.x86.addcarryx.u64" => "__builtin_ia32_addcarryx_u64",
3437 "llvm.x86.aesni.aesdec" => "__builtin_ia32_aesdec128",
3438 "llvm.x86.aesni.aesdec.256" => "__builtin_ia32_aesdec256",
3439 "llvm.x86.aesni.aesdec.512" => "__builtin_ia32_aesdec512",
3440 "llvm.x86.aesni.aesdeclast" => "__builtin_ia32_aesdeclast128",
3441 "llvm.x86.aesni.aesdeclast.256" => "__builtin_ia32_aesdeclast256",
3442 "llvm.x86.aesni.aesdeclast.512" => "__builtin_ia32_aesdeclast512",
3443 "llvm.x86.aesni.aesenc" => "__builtin_ia32_aesenc128",
3444 "llvm.x86.aesni.aesenc.256" => "__builtin_ia32_aesenc256",
3445 "llvm.x86.aesni.aesenc.512" => "__builtin_ia32_aesenc512",
3446 "llvm.x86.aesni.aesenclast" => "__builtin_ia32_aesenclast128",
3447 "llvm.x86.aesni.aesenclast.256" => "__builtin_ia32_aesenclast256",
3448 "llvm.x86.aesni.aesenclast.512" => "__builtin_ia32_aesenclast512",
3449 "llvm.x86.aesni.aesimc" => "__builtin_ia32_aesimc128",
3450 "llvm.x86.aesni.aeskeygenassist" => "__builtin_ia32_aeskeygenassist128",
3451 "llvm.x86.avx.addsub.pd.256" => "__builtin_ia32_addsubpd256",
3452 "llvm.x86.avx.addsub.ps.256" => "__builtin_ia32_addsubps256",
3453 "llvm.x86.avx.blend.pd.256" => "__builtin_ia32_blendpd256",
3454 "llvm.x86.avx.blend.ps.256" => "__builtin_ia32_blendps256",
3455 "llvm.x86.avx.blendv.pd.256" => "__builtin_ia32_blendvpd256",
3456 "llvm.x86.avx.blendv.ps.256" => "__builtin_ia32_blendvps256",
3457 "llvm.x86.avx.cmp.pd.256" => "__builtin_ia32_cmppd256",
3458 "llvm.x86.avx.cmp.ps.256" => "__builtin_ia32_cmpps256",
3459 "llvm.x86.avx.cvt.pd2.ps.256" => "__builtin_ia32_cvtpd2ps256",
3460 "llvm.x86.avx.cvt.pd2dq.256" => "__builtin_ia32_cvtpd2dq256",
3461 "llvm.x86.avx.cvt.ps2.pd.256" => "__builtin_ia32_cvtps2pd256",
3462 "llvm.x86.avx.cvt.ps2dq.256" => "__builtin_ia32_cvtps2dq256",
3463 "llvm.x86.avx.cvtdq2.pd.256" => "__builtin_ia32_cvtdq2pd256",
3464 "llvm.x86.avx.cvtdq2.ps.256" => "__builtin_ia32_cvtdq2ps256",
3465 "llvm.x86.avx.cvtt.pd2dq.256" => "__builtin_ia32_cvttpd2dq256",
3466 "llvm.x86.avx.cvtt.ps2dq.256" => "__builtin_ia32_cvttps2dq256",
3467 "llvm.x86.avx.dp.ps.256" => "__builtin_ia32_dpps256",
3468 "llvm.x86.avx.hadd.pd.256" => "__builtin_ia32_haddpd256",
3469 "llvm.x86.avx.hadd.ps.256" => "__builtin_ia32_haddps256",
3470 "llvm.x86.avx.hsub.pd.256" => "__builtin_ia32_hsubpd256",
3471 "llvm.x86.avx.hsub.ps.256" => "__builtin_ia32_hsubps256",
3472 "llvm.x86.avx.ldu.dq.256" => "__builtin_ia32_lddqu256",
3473 "llvm.x86.avx.maskload.pd" => "__builtin_ia32_maskloadpd",
3474 "llvm.x86.avx.maskload.pd.256" => "__builtin_ia32_maskloadpd256",
3475 "llvm.x86.avx.maskload.ps" => "__builtin_ia32_maskloadps",
3476 "llvm.x86.avx.maskload.ps.256" => "__builtin_ia32_maskloadps256",
3477 "llvm.x86.avx.maskstore.pd" => "__builtin_ia32_maskstorepd",
3478 "llvm.x86.avx.maskstore.pd.256" => "__builtin_ia32_maskstorepd256",
3479 "llvm.x86.avx.maskstore.ps" => "__builtin_ia32_maskstoreps",
3480 "llvm.x86.avx.maskstore.ps.256" => "__builtin_ia32_maskstoreps256",
3481 "llvm.x86.avx.max.pd.256" => "__builtin_ia32_maxpd256",
3482 "llvm.x86.avx.max.ps.256" => "__builtin_ia32_maxps256",
3483 "llvm.x86.avx.min.pd.256" => "__builtin_ia32_minpd256",
3484 "llvm.x86.avx.min.ps.256" => "__builtin_ia32_minps256",
3485 "llvm.x86.avx.movmsk.pd.256" => "__builtin_ia32_movmskpd256",
3486 "llvm.x86.avx.movmsk.ps.256" => "__builtin_ia32_movmskps256",
3487 "llvm.x86.avx.ptestc.256" => "__builtin_ia32_ptestc256",
3488 "llvm.x86.avx.ptestnzc.256" => "__builtin_ia32_ptestnzc256",
3489 "llvm.x86.avx.ptestz.256" => "__builtin_ia32_ptestz256",
3490 "llvm.x86.avx.rcp.ps.256" => "__builtin_ia32_rcpps256",
3491 "llvm.x86.avx.round.pd.256" => "__builtin_ia32_roundpd256",
3492 "llvm.x86.avx.round.ps.256" => "__builtin_ia32_roundps256",
3493 "llvm.x86.avx.rsqrt.ps.256" => "__builtin_ia32_rsqrtps256",
3494 "llvm.x86.avx.sqrt.pd.256" => "__builtin_ia32_sqrtpd256",
3495 "llvm.x86.avx.sqrt.ps.256" => "__builtin_ia32_sqrtps256",
3496 "llvm.x86.avx.storeu.dq.256" => "__builtin_ia32_storedqu256",
3497 "llvm.x86.avx.storeu.pd.256" => "__builtin_ia32_storeupd256",
3498 "llvm.x86.avx.storeu.ps.256" => "__builtin_ia32_storeups256",
3499 "llvm.x86.avx.vbroadcastf128.pd.256" => "__builtin_ia32_vbroadcastf128_pd256",
3500 "llvm.x86.avx.vbroadcastf128.ps.256" => "__builtin_ia32_vbroadcastf128_ps256",
3501 "llvm.x86.avx.vextractf128.pd.256" => "__builtin_ia32_vextractf128_pd256",
3502 "llvm.x86.avx.vextractf128.ps.256" => "__builtin_ia32_vextractf128_ps256",
3503 "llvm.x86.avx.vextractf128.si.256" => "__builtin_ia32_vextractf128_si256",
3504 "llvm.x86.avx.vinsertf128.pd.256" => "__builtin_ia32_vinsertf128_pd256",
3505 "llvm.x86.avx.vinsertf128.ps.256" => "__builtin_ia32_vinsertf128_ps256",
3506 "llvm.x86.avx.vinsertf128.si.256" => "__builtin_ia32_vinsertf128_si256",
3507 "llvm.x86.avx.vperm2f128.pd.256" => "__builtin_ia32_vperm2f128_pd256",
3508 "llvm.x86.avx.vperm2f128.ps.256" => "__builtin_ia32_vperm2f128_ps256",
3509 "llvm.x86.avx.vperm2f128.si.256" => "__builtin_ia32_vperm2f128_si256",
3510 "llvm.x86.avx.vpermilvar.pd" => "__builtin_ia32_vpermilvarpd",
3511 "llvm.x86.avx.vpermilvar.pd.256" => "__builtin_ia32_vpermilvarpd256",
3512 "llvm.x86.avx.vpermilvar.ps" => "__builtin_ia32_vpermilvarps",
3513 "llvm.x86.avx.vpermilvar.ps.256" => "__builtin_ia32_vpermilvarps256",
3514 "llvm.x86.avx.vtestc.pd" => "__builtin_ia32_vtestcpd",
3515 "llvm.x86.avx.vtestc.pd.256" => "__builtin_ia32_vtestcpd256",
3516 "llvm.x86.avx.vtestc.ps" => "__builtin_ia32_vtestcps",
3517 "llvm.x86.avx.vtestc.ps.256" => "__builtin_ia32_vtestcps256",
3518 "llvm.x86.avx.vtestnzc.pd" => "__builtin_ia32_vtestnzcpd",
3519 "llvm.x86.avx.vtestnzc.pd.256" => "__builtin_ia32_vtestnzcpd256",
3520 "llvm.x86.avx.vtestnzc.ps" => "__builtin_ia32_vtestnzcps",
3521 "llvm.x86.avx.vtestnzc.ps.256" => "__builtin_ia32_vtestnzcps256",
3522 "llvm.x86.avx.vtestz.pd" => "__builtin_ia32_vtestzpd",
3523 "llvm.x86.avx.vtestz.pd.256" => "__builtin_ia32_vtestzpd256",
3524 "llvm.x86.avx.vtestz.ps" => "__builtin_ia32_vtestzps",
3525 "llvm.x86.avx.vtestz.ps.256" => "__builtin_ia32_vtestzps256",
3526 "llvm.x86.avx.vzeroall" => "__builtin_ia32_vzeroall",
3527 "llvm.x86.avx.vzeroupper" => "__builtin_ia32_vzeroupper",
3528 "llvm.x86.avx2.gather.d.d" => "__builtin_ia32_gatherd_d",
3529 "llvm.x86.avx2.gather.d.d.256" => "__builtin_ia32_gatherd_d256",
3530 "llvm.x86.avx2.gather.d.pd" => "__builtin_ia32_gatherd_pd",
3531 "llvm.x86.avx2.gather.d.pd.256" => "__builtin_ia32_gatherd_pd256",
3532 "llvm.x86.avx2.gather.d.ps" => "__builtin_ia32_gatherd_ps",
3533 "llvm.x86.avx2.gather.d.ps.256" => "__builtin_ia32_gatherd_ps256",
3534 "llvm.x86.avx2.gather.d.q" => "__builtin_ia32_gatherd_q",
3535 "llvm.x86.avx2.gather.d.q.256" => "__builtin_ia32_gatherd_q256",
3536 "llvm.x86.avx2.gather.q.d" => "__builtin_ia32_gatherq_d",
3537 "llvm.x86.avx2.gather.q.d.256" => "__builtin_ia32_gatherq_d256",
3538 "llvm.x86.avx2.gather.q.pd" => "__builtin_ia32_gatherq_pd",
3539 "llvm.x86.avx2.gather.q.pd.256" => "__builtin_ia32_gatherq_pd256",
3540 "llvm.x86.avx2.gather.q.ps" => "__builtin_ia32_gatherq_ps",
3541 "llvm.x86.avx2.gather.q.ps.256" => "__builtin_ia32_gatherq_ps256",
3542 "llvm.x86.avx2.gather.q.q" => "__builtin_ia32_gatherq_q",
3543 "llvm.x86.avx2.gather.q.q.256" => "__builtin_ia32_gatherq_q256",
3544 "llvm.x86.avx2.maskload.d" => "__builtin_ia32_maskloadd",
3545 "llvm.x86.avx2.maskload.d.256" => "__builtin_ia32_maskloadd256",
3546 "llvm.x86.avx2.maskload.q" => "__builtin_ia32_maskloadq",
3547 "llvm.x86.avx2.maskload.q.256" => "__builtin_ia32_maskloadq256",
3548 "llvm.x86.avx2.maskstore.d" => "__builtin_ia32_maskstored",
3549 "llvm.x86.avx2.maskstore.d.256" => "__builtin_ia32_maskstored256",
3550 "llvm.x86.avx2.maskstore.q" => "__builtin_ia32_maskstoreq",
3551 "llvm.x86.avx2.maskstore.q.256" => "__builtin_ia32_maskstoreq256",
3552 "llvm.x86.avx2.movntdqa" => "__builtin_ia32_movntdqa256",
3553 "llvm.x86.avx2.mpsadbw" => "__builtin_ia32_mpsadbw256",
3554 "llvm.x86.avx2.pabs.b" => "__builtin_ia32_pabsb256",
3555 "llvm.x86.avx2.pabs.d" => "__builtin_ia32_pabsd256",
3556 "llvm.x86.avx2.pabs.w" => "__builtin_ia32_pabsw256",
3557 "llvm.x86.avx2.packssdw" => "__builtin_ia32_packssdw256",
3558 "llvm.x86.avx2.packsswb" => "__builtin_ia32_packsswb256",
3559 "llvm.x86.avx2.packusdw" => "__builtin_ia32_packusdw256",
3560 "llvm.x86.avx2.packuswb" => "__builtin_ia32_packuswb256",
3561 "llvm.x86.avx2.padds.b" => "__builtin_ia32_paddsb256",
3562 "llvm.x86.avx2.padds.w" => "__builtin_ia32_paddsw256",
3563 "llvm.x86.avx2.paddus.b" => "__builtin_ia32_paddusb256",
3564 "llvm.x86.avx2.paddus.w" => "__builtin_ia32_paddusw256",
3565 "llvm.x86.avx2.pavg.b" => "__builtin_ia32_pavgb256",
3566 "llvm.x86.avx2.pavg.w" => "__builtin_ia32_pavgw256",
3567 "llvm.x86.avx2.pblendd.128" => "__builtin_ia32_pblendd128",
3568 "llvm.x86.avx2.pblendd.256" => "__builtin_ia32_pblendd256",
3569 "llvm.x86.avx2.pblendvb" => "__builtin_ia32_pblendvb256",
3570 "llvm.x86.avx2.pblendw" => "__builtin_ia32_pblendw256",
3571 "llvm.x86.avx2.pbroadcastb.128" => "__builtin_ia32_pbroadcastb128",
3572 "llvm.x86.avx2.pbroadcastb.256" => "__builtin_ia32_pbroadcastb256",
3573 "llvm.x86.avx2.pbroadcastd.128" => "__builtin_ia32_pbroadcastd128",
3574 "llvm.x86.avx2.pbroadcastd.256" => "__builtin_ia32_pbroadcastd256",
3575 "llvm.x86.avx2.pbroadcastq.128" => "__builtin_ia32_pbroadcastq128",
3576 "llvm.x86.avx2.pbroadcastq.256" => "__builtin_ia32_pbroadcastq256",
3577 "llvm.x86.avx2.pbroadcastw.128" => "__builtin_ia32_pbroadcastw128",
3578 "llvm.x86.avx2.pbroadcastw.256" => "__builtin_ia32_pbroadcastw256",
3579 "llvm.x86.avx2.permd" => "__builtin_ia32_permvarsi256",
3580 "llvm.x86.avx2.permps" => "__builtin_ia32_permvarsf256",
3581 "llvm.x86.avx2.phadd.d" => "__builtin_ia32_phaddd256",
3582 "llvm.x86.avx2.phadd.sw" => "__builtin_ia32_phaddsw256",
3583 "llvm.x86.avx2.phadd.w" => "__builtin_ia32_phaddw256",
3584 "llvm.x86.avx2.phsub.d" => "__builtin_ia32_phsubd256",
3585 "llvm.x86.avx2.phsub.sw" => "__builtin_ia32_phsubsw256",
3586 "llvm.x86.avx2.phsub.w" => "__builtin_ia32_phsubw256",
3587 "llvm.x86.avx2.pmadd.ub.sw" => "__builtin_ia32_pmaddubsw256",
3588 "llvm.x86.avx2.pmadd.wd" => "__builtin_ia32_pmaddwd256",
3589 "llvm.x86.avx2.pmaxs.b" => "__builtin_ia32_pmaxsb256",
3590 "llvm.x86.avx2.pmaxs.d" => "__builtin_ia32_pmaxsd256",
3591 "llvm.x86.avx2.pmaxs.w" => "__builtin_ia32_pmaxsw256",
3592 "llvm.x86.avx2.pmaxu.b" => "__builtin_ia32_pmaxub256",
3593 "llvm.x86.avx2.pmaxu.d" => "__builtin_ia32_pmaxud256",
3594 "llvm.x86.avx2.pmaxu.w" => "__builtin_ia32_pmaxuw256",
3595 "llvm.x86.avx2.pmins.b" => "__builtin_ia32_pminsb256",
3596 "llvm.x86.avx2.pmins.d" => "__builtin_ia32_pminsd256",
3597 "llvm.x86.avx2.pmins.w" => "__builtin_ia32_pminsw256",
3598 "llvm.x86.avx2.pminu.b" => "__builtin_ia32_pminub256",
3599 "llvm.x86.avx2.pminu.d" => "__builtin_ia32_pminud256",
3600 "llvm.x86.avx2.pminu.w" => "__builtin_ia32_pminuw256",
3601 "llvm.x86.avx2.pmovmskb" => "__builtin_ia32_pmovmskb256",
3602 "llvm.x86.avx2.pmovsxbd" => "__builtin_ia32_pmovsxbd256",
3603 "llvm.x86.avx2.pmovsxbq" => "__builtin_ia32_pmovsxbq256",
3604 "llvm.x86.avx2.pmovsxbw" => "__builtin_ia32_pmovsxbw256",
3605 "llvm.x86.avx2.pmovsxdq" => "__builtin_ia32_pmovsxdq256",
3606 "llvm.x86.avx2.pmovsxwd" => "__builtin_ia32_pmovsxwd256",
3607 "llvm.x86.avx2.pmovsxwq" => "__builtin_ia32_pmovsxwq256",
3608 "llvm.x86.avx2.pmovzxbd" => "__builtin_ia32_pmovzxbd256",
3609 "llvm.x86.avx2.pmovzxbq" => "__builtin_ia32_pmovzxbq256",
3610 "llvm.x86.avx2.pmovzxbw" => "__builtin_ia32_pmovzxbw256",
3611 "llvm.x86.avx2.pmovzxdq" => "__builtin_ia32_pmovzxdq256",
3612 "llvm.x86.avx2.pmovzxwd" => "__builtin_ia32_pmovzxwd256",
3613 "llvm.x86.avx2.pmovzxwq" => "__builtin_ia32_pmovzxwq256",
3614 "llvm.x86.avx2.pmul.dq" => "__builtin_ia32_pmuldq256",
3615 "llvm.x86.avx2.pmul.hr.sw" => "__builtin_ia32_pmulhrsw256",
3616 "llvm.x86.avx2.pmulh.w" => "__builtin_ia32_pmulhw256",
3617 "llvm.x86.avx2.pmulhu.w" => "__builtin_ia32_pmulhuw256",
3618 "llvm.x86.avx2.pmulu.dq" => "__builtin_ia32_pmuludq256",
3619 "llvm.x86.avx2.psad.bw" => "__builtin_ia32_psadbw256",
3620 "llvm.x86.avx2.pshuf.b" => "__builtin_ia32_pshufb256",
3621 "llvm.x86.avx2.psign.b" => "__builtin_ia32_psignb256",
3622 "llvm.x86.avx2.psign.d" => "__builtin_ia32_psignd256",
3623 "llvm.x86.avx2.psign.w" => "__builtin_ia32_psignw256",
3624 "llvm.x86.avx2.psll.d" => "__builtin_ia32_pslld256",
3625 "llvm.x86.avx2.psll.dq" => "__builtin_ia32_pslldqi256",
3626 "llvm.x86.avx2.psll.dq.bs" => "__builtin_ia32_pslldqi256_byteshift",
3627 "llvm.x86.avx2.psll.q" => "__builtin_ia32_psllq256",
3628 "llvm.x86.avx2.psll.w" => "__builtin_ia32_psllw256",
3629 "llvm.x86.avx2.pslli.d" => "__builtin_ia32_pslldi256",
3630 "llvm.x86.avx2.pslli.q" => "__builtin_ia32_psllqi256",
3631 "llvm.x86.avx2.pslli.w" => "__builtin_ia32_psllwi256",
3632 "llvm.x86.avx2.psllv.d" => "__builtin_ia32_psllv4si",
3633 "llvm.x86.avx2.psllv.d.256" => "__builtin_ia32_psllv8si",
3634 "llvm.x86.avx2.psllv.q" => "__builtin_ia32_psllv2di",
3635 "llvm.x86.avx2.psllv.q.256" => "__builtin_ia32_psllv4di",
3636 "llvm.x86.avx2.psra.d" => "__builtin_ia32_psrad256",
3637 "llvm.x86.avx2.psra.w" => "__builtin_ia32_psraw256",
3638 "llvm.x86.avx2.psrai.d" => "__builtin_ia32_psradi256",
3639 "llvm.x86.avx2.psrai.w" => "__builtin_ia32_psrawi256",
3640 "llvm.x86.avx2.psrav.d" => "__builtin_ia32_psrav4si",
3641 "llvm.x86.avx2.psrav.d.256" => "__builtin_ia32_psrav8si",
3642 "llvm.x86.avx2.psrl.d" => "__builtin_ia32_psrld256",
3643 "llvm.x86.avx2.psrl.dq" => "__builtin_ia32_psrldqi256",
3644 "llvm.x86.avx2.psrl.dq.bs" => "__builtin_ia32_psrldqi256_byteshift",
3645 "llvm.x86.avx2.psrl.q" => "__builtin_ia32_psrlq256",
3646 "llvm.x86.avx2.psrl.w" => "__builtin_ia32_psrlw256",
3647 "llvm.x86.avx2.psrli.d" => "__builtin_ia32_psrldi256",
3648 "llvm.x86.avx2.psrli.q" => "__builtin_ia32_psrlqi256",
3649 "llvm.x86.avx2.psrli.w" => "__builtin_ia32_psrlwi256",
3650 "llvm.x86.avx2.psrlv.d" => "__builtin_ia32_psrlv4si",
3651 "llvm.x86.avx2.psrlv.d.256" => "__builtin_ia32_psrlv8si",
3652 "llvm.x86.avx2.psrlv.q" => "__builtin_ia32_psrlv2di",
3653 "llvm.x86.avx2.psrlv.q.256" => "__builtin_ia32_psrlv4di",
3654 "llvm.x86.avx2.psubs.b" => "__builtin_ia32_psubsb256",
3655 "llvm.x86.avx2.psubs.w" => "__builtin_ia32_psubsw256",
3656 "llvm.x86.avx2.psubus.b" => "__builtin_ia32_psubusb256",
3657 "llvm.x86.avx2.psubus.w" => "__builtin_ia32_psubusw256",
3658 "llvm.x86.avx2.vbroadcast.sd.pd.256" => "__builtin_ia32_vbroadcastsd_pd256",
3659 "llvm.x86.avx2.vbroadcast.ss.ps" => "__builtin_ia32_vbroadcastss_ps",
3660 "llvm.x86.avx2.vbroadcast.ss.ps.256" => "__builtin_ia32_vbroadcastss_ps256",
3661 "llvm.x86.avx2.vextracti128" => "__builtin_ia32_extract128i256",
3662 "llvm.x86.avx2.vinserti128" => "__builtin_ia32_insert128i256",
3663 "llvm.x86.avx2.vperm2i128" => "__builtin_ia32_permti256",
3664 "llvm.x86.avx512.add.pd.512" => "__builtin_ia32_addpd512",
3665 "llvm.x86.avx512.add.ps.512" => "__builtin_ia32_addps512",
3666 "llvm.x86.avx512.broadcastmb.128" => "__builtin_ia32_broadcastmb128",
3667 "llvm.x86.avx512.broadcastmb.256" => "__builtin_ia32_broadcastmb256",
3668 "llvm.x86.avx512.broadcastmb.512" => "__builtin_ia32_broadcastmb512",
3669 "llvm.x86.avx512.broadcastmw.128" => "__builtin_ia32_broadcastmw128",
3670 "llvm.x86.avx512.broadcastmw.256" => "__builtin_ia32_broadcastmw256",
3671 "llvm.x86.avx512.broadcastmw.512" => "__builtin_ia32_broadcastmw512",
3672 "llvm.x86.avx512.conflict.d.128" => "__builtin_ia32_vpconflictsi_128",
3673 "llvm.x86.avx512.conflict.d.256" => "__builtin_ia32_vpconflictsi_256",
3674 "llvm.x86.avx512.conflict.d.512" => "__builtin_ia32_vpconflictsi_512",
3675 "llvm.x86.avx512.conflict.q.128" => "__builtin_ia32_vpconflictdi_128",
3676 "llvm.x86.avx512.conflict.q.256" => "__builtin_ia32_vpconflictdi_256",
3677 "llvm.x86.avx512.conflict.q.512" => "__builtin_ia32_vpconflictdi_512",
3678 "llvm.x86.avx512.cvtb2mask.128" => "__builtin_ia32_cvtb2mask128",
3679 "llvm.x86.avx512.cvtb2mask.256" => "__builtin_ia32_cvtb2mask256",
3680 "llvm.x86.avx512.cvtb2mask.512" => "__builtin_ia32_cvtb2mask512",
3681 "llvm.x86.avx512.cvtd2mask.128" => "__builtin_ia32_cvtd2mask128",
3682 "llvm.x86.avx512.cvtd2mask.256" => "__builtin_ia32_cvtd2mask256",
3683 "llvm.x86.avx512.cvtd2mask.512" => "__builtin_ia32_cvtd2mask512",
3684 "llvm.x86.avx512.cvtmask2b.128" => "__builtin_ia32_cvtmask2b128",
3685 "llvm.x86.avx512.cvtmask2b.256" => "__builtin_ia32_cvtmask2b256",
3686 "llvm.x86.avx512.cvtmask2b.512" => "__builtin_ia32_cvtmask2b512",
3687 "llvm.x86.avx512.cvtmask2d.128" => "__builtin_ia32_cvtmask2d128",
3688 "llvm.x86.avx512.cvtmask2d.256" => "__builtin_ia32_cvtmask2d256",
3689 "llvm.x86.avx512.cvtmask2d.512" => "__builtin_ia32_cvtmask2d512",
3690 "llvm.x86.avx512.cvtmask2q.128" => "__builtin_ia32_cvtmask2q128",
3691 "llvm.x86.avx512.cvtmask2q.256" => "__builtin_ia32_cvtmask2q256",
3692 "llvm.x86.avx512.cvtmask2q.512" => "__builtin_ia32_cvtmask2q512",
3693 "llvm.x86.avx512.cvtmask2w.128" => "__builtin_ia32_cvtmask2w128",
3694 "llvm.x86.avx512.cvtmask2w.256" => "__builtin_ia32_cvtmask2w256",
3695 "llvm.x86.avx512.cvtmask2w.512" => "__builtin_ia32_cvtmask2w512",
3696 "llvm.x86.avx512.cvtq2mask.128" => "__builtin_ia32_cvtq2mask128",
3697 "llvm.x86.avx512.cvtq2mask.256" => "__builtin_ia32_cvtq2mask256",
3698 "llvm.x86.avx512.cvtq2mask.512" => "__builtin_ia32_cvtq2mask512",
3699 "llvm.x86.avx512.cvtsd2usi" => "__builtin_ia32_cvtsd2usi",
3700 "llvm.x86.avx512.cvtsd2usi64" => "__builtin_ia32_cvtsd2usi64",
3701 "llvm.x86.avx512.cvtsi2sd32" => "__builtin_ia32_cvtsi2sd32",
3702 "llvm.x86.avx512.cvtsi2sd64" => "__builtin_ia32_cvtsi2sd64",
3703 "llvm.x86.avx512.cvtsi2ss32" => "__builtin_ia32_cvtsi2ss32",
3704 "llvm.x86.avx512.cvtsi2ss64" => "__builtin_ia32_cvtsi2ss64",
3705 "llvm.x86.avx512.cvtss2usi" => "__builtin_ia32_cvtss2usi",
3706 "llvm.x86.avx512.cvtss2usi64" => "__builtin_ia32_cvtss2usi64",
3707 "llvm.x86.avx512.cvttsd2si" => "__builtin_ia32_vcvttsd2si32",
3708 "llvm.x86.avx512.cvttsd2si64" => "__builtin_ia32_vcvttsd2si64",
3709 "llvm.x86.avx512.cvttsd2usi" => "__builtin_ia32_vcvttsd2usi32",
3710 // [DUPLICATE]: "llvm.x86.avx512.cvttsd2usi" => "__builtin_ia32_cvttsd2usi",
3711 "llvm.x86.avx512.cvttsd2usi64" => "__builtin_ia32_vcvttsd2usi64",
3712 // [DUPLICATE]: "llvm.x86.avx512.cvttsd2usi64" => "__builtin_ia32_cvttsd2usi64",
3713 "llvm.x86.avx512.cvttss2si" => "__builtin_ia32_vcvttss2si32",
3714 "llvm.x86.avx512.cvttss2si64" => "__builtin_ia32_vcvttss2si64",
3715 "llvm.x86.avx512.cvttss2usi" => "__builtin_ia32_vcvttss2usi32",
3716 // [DUPLICATE]: "llvm.x86.avx512.cvttss2usi" => "__builtin_ia32_cvttss2usi",
3717 "llvm.x86.avx512.cvttss2usi64" => "__builtin_ia32_vcvttss2usi64",
3718 // [DUPLICATE]: "llvm.x86.avx512.cvttss2usi64" => "__builtin_ia32_cvttss2usi64",
3719 "llvm.x86.avx512.cvtusi2sd" => "__builtin_ia32_cvtusi2sd",
3720 // [DUPLICATE]: "llvm.x86.avx512.cvtusi2sd" => "__builtin_ia32_cvtusi2sd32",
3721 "llvm.x86.avx512.cvtusi2ss" => "__builtin_ia32_cvtusi2ss32",
3722 // [DUPLICATE]: "llvm.x86.avx512.cvtusi2ss" => "__builtin_ia32_cvtusi2ss",
3723 "llvm.x86.avx512.cvtusi642sd" => "__builtin_ia32_cvtusi2sd64",
3724 // [DUPLICATE]: "llvm.x86.avx512.cvtusi642sd" => "__builtin_ia32_cvtusi642sd",
3725 "llvm.x86.avx512.cvtusi642ss" => "__builtin_ia32_cvtusi2ss64",
3726 // [DUPLICATE]: "llvm.x86.avx512.cvtusi642ss" => "__builtin_ia32_cvtusi642ss",
3727 "llvm.x86.avx512.cvtw2mask.128" => "__builtin_ia32_cvtw2mask128",
3728 "llvm.x86.avx512.cvtw2mask.256" => "__builtin_ia32_cvtw2mask256",
3729 "llvm.x86.avx512.cvtw2mask.512" => "__builtin_ia32_cvtw2mask512",
3730 "llvm.x86.avx512.dbpsadbw.128" => "__builtin_ia32_dbpsadbw128",
3731 "llvm.x86.avx512.dbpsadbw.256" => "__builtin_ia32_dbpsadbw256",
3732 "llvm.x86.avx512.dbpsadbw.512" => "__builtin_ia32_dbpsadbw512",
3733 "llvm.x86.avx512.div.pd.512" => "__builtin_ia32_divpd512",
3734 "llvm.x86.avx512.div.ps.512" => "__builtin_ia32_divps512",
3735 "llvm.x86.avx512.exp2.pd" => "__builtin_ia32_exp2pd_mask",
3736 "llvm.x86.avx512.exp2.ps" => "__builtin_ia32_exp2ps_mask",
3737 "llvm.x86.avx512.gather.dpd.512" => "__builtin_ia32_gathersiv8df",
3738 "llvm.x86.avx512.gather.dpi.512" => "__builtin_ia32_gathersiv16si",
3739 "llvm.x86.avx512.gather.dpq.512" => "__builtin_ia32_gathersiv8di",
3740 "llvm.x86.avx512.gather.dps.512" => "__builtin_ia32_gathersiv16sf",
3741 "llvm.x86.avx512.gather.qpd.512" => "__builtin_ia32_gatherdiv8df",
3742 "llvm.x86.avx512.gather.qpi.512" => "__builtin_ia32_gatherdiv16si",
3743 "llvm.x86.avx512.gather.qpq.512" => "__builtin_ia32_gatherdiv8di",
3744 "llvm.x86.avx512.gather.qps.512" => "__builtin_ia32_gatherdiv16sf",
3745 "llvm.x86.avx512.gather3div2.df" => "__builtin_ia32_gather3div2df",
3746 "llvm.x86.avx512.gather3div2.di" => "__builtin_ia32_gather3div2di",
3747 "llvm.x86.avx512.gather3div4.df" => "__builtin_ia32_gather3div4df",
3748 "llvm.x86.avx512.gather3div4.di" => "__builtin_ia32_gather3div4di",
3749 "llvm.x86.avx512.gather3div4.sf" => "__builtin_ia32_gather3div4sf",
3750 "llvm.x86.avx512.gather3div4.si" => "__builtin_ia32_gather3div4si",
3751 "llvm.x86.avx512.gather3div8.sf" => "__builtin_ia32_gather3div8sf",
3752 "llvm.x86.avx512.gather3div8.si" => "__builtin_ia32_gather3div8si",
3753 "llvm.x86.avx512.gather3siv2.df" => "__builtin_ia32_gather3siv2df",
3754 "llvm.x86.avx512.gather3siv2.di" => "__builtin_ia32_gather3siv2di",
3755 "llvm.x86.avx512.gather3siv4.df" => "__builtin_ia32_gather3siv4df",
3756 "llvm.x86.avx512.gather3siv4.di" => "__builtin_ia32_gather3siv4di",
3757 "llvm.x86.avx512.gather3siv4.sf" => "__builtin_ia32_gather3siv4sf",
3758 "llvm.x86.avx512.gather3siv4.si" => "__builtin_ia32_gather3siv4si",
3759 "llvm.x86.avx512.gather3siv8.sf" => "__builtin_ia32_gather3siv8sf",
3760 "llvm.x86.avx512.gather3siv8.si" => "__builtin_ia32_gather3siv8si",
3761 "llvm.x86.avx512.gatherpf.dpd.512" => "__builtin_ia32_gatherpfdpd",
3762 "llvm.x86.avx512.gatherpf.dps.512" => "__builtin_ia32_gatherpfdps",
3763 "llvm.x86.avx512.gatherpf.qpd.512" => "__builtin_ia32_gatherpfqpd",
3764 "llvm.x86.avx512.gatherpf.qps.512" => "__builtin_ia32_gatherpfqps",
3765 "llvm.x86.avx512.kand.w" => "__builtin_ia32_kandhi",
3766 "llvm.x86.avx512.kandn.w" => "__builtin_ia32_kandnhi",
3767 "llvm.x86.avx512.knot.w" => "__builtin_ia32_knothi",
3768 "llvm.x86.avx512.kor.w" => "__builtin_ia32_korhi",
3769 "llvm.x86.avx512.kortestc.w" => "__builtin_ia32_kortestchi",
3770 "llvm.x86.avx512.kortestz.w" => "__builtin_ia32_kortestzhi",
3771 "llvm.x86.avx512.kunpck.bw" => "__builtin_ia32_kunpckhi",
3772 "llvm.x86.avx512.kunpck.dq" => "__builtin_ia32_kunpckdi",
3773 "llvm.x86.avx512.kunpck.wd" => "__builtin_ia32_kunpcksi",
3774 "llvm.x86.avx512.kxnor.w" => "__builtin_ia32_kxnorhi",
3775 "llvm.x86.avx512.kxor.w" => "__builtin_ia32_kxorhi",
3776 "llvm.x86.avx512.mask.add.pd.128" => "__builtin_ia32_addpd128_mask",
3777 "llvm.x86.avx512.mask.add.pd.256" => "__builtin_ia32_addpd256_mask",
3778 "llvm.x86.avx512.mask.add.pd.512" => "__builtin_ia32_addpd512_mask",
3779 "llvm.x86.avx512.mask.add.ps.128" => "__builtin_ia32_addps128_mask",
3780 "llvm.x86.avx512.mask.add.ps.256" => "__builtin_ia32_addps256_mask",
3781 "llvm.x86.avx512.mask.add.ps.512" => "__builtin_ia32_addps512_mask",
3782 "llvm.x86.avx512.mask.add.sd.round" => "__builtin_ia32_addsd_round_mask",
3783 "llvm.x86.avx512.mask.add.ss.round" => "__builtin_ia32_addss_round_mask",
3784 "llvm.x86.avx512.mask.and.pd.128" => "__builtin_ia32_andpd128_mask",
3785 "llvm.x86.avx512.mask.and.pd.256" => "__builtin_ia32_andpd256_mask",
3786 "llvm.x86.avx512.mask.and.pd.512" => "__builtin_ia32_andpd512_mask",
3787 "llvm.x86.avx512.mask.and.ps.128" => "__builtin_ia32_andps128_mask",
3788 "llvm.x86.avx512.mask.and.ps.256" => "__builtin_ia32_andps256_mask",
3789 "llvm.x86.avx512.mask.and.ps.512" => "__builtin_ia32_andps512_mask",
3790 "llvm.x86.avx512.mask.andn.pd.128" => "__builtin_ia32_andnpd128_mask",
3791 "llvm.x86.avx512.mask.andn.pd.256" => "__builtin_ia32_andnpd256_mask",
3792 "llvm.x86.avx512.mask.andn.pd.512" => "__builtin_ia32_andnpd512_mask",
3793 "llvm.x86.avx512.mask.andn.ps.128" => "__builtin_ia32_andnps128_mask",
3794 "llvm.x86.avx512.mask.andn.ps.256" => "__builtin_ia32_andnps256_mask",
3795 "llvm.x86.avx512.mask.andn.ps.512" => "__builtin_ia32_andnps512_mask",
3796 "llvm.x86.avx512.mask.blend.d.512" => "__builtin_ia32_blendmd_512_mask",
3797 "llvm.x86.avx512.mask.blend.pd.512" => "__builtin_ia32_blendmpd_512_mask",
3798 "llvm.x86.avx512.mask.blend.ps.512" => "__builtin_ia32_blendmps_512_mask",
3799 "llvm.x86.avx512.mask.blend.q.512" => "__builtin_ia32_blendmq_512_mask",
3800 "llvm.x86.avx512.mask.broadcastf32x2.256" => "__builtin_ia32_broadcastf32x2_256_mask",
3801 "llvm.x86.avx512.mask.broadcastf32x2.512" => "__builtin_ia32_broadcastf32x2_512_mask",
3802 "llvm.x86.avx512.mask.broadcastf32x4.256" => "__builtin_ia32_broadcastf32x4_256_mask",
3803 "llvm.x86.avx512.mask.broadcastf32x4.512" => "__builtin_ia32_broadcastf32x4_512",
3804 "llvm.x86.avx512.mask.broadcastf32x8.512" => "__builtin_ia32_broadcastf32x8_512_mask",
3805 "llvm.x86.avx512.mask.broadcastf64x2.256" => "__builtin_ia32_broadcastf64x2_256_mask",
3806 "llvm.x86.avx512.mask.broadcastf64x2.512" => "__builtin_ia32_broadcastf64x2_512_mask",
3807 "llvm.x86.avx512.mask.broadcastf64x4.512" => "__builtin_ia32_broadcastf64x4_512",
3808 "llvm.x86.avx512.mask.broadcasti32x2.128" => "__builtin_ia32_broadcasti32x2_128_mask",
3809 "llvm.x86.avx512.mask.broadcasti32x2.256" => "__builtin_ia32_broadcasti32x2_256_mask",
3810 "llvm.x86.avx512.mask.broadcasti32x2.512" => "__builtin_ia32_broadcasti32x2_512_mask",
3811 "llvm.x86.avx512.mask.broadcasti32x4.256" => "__builtin_ia32_broadcasti32x4_256_mask",
3812 "llvm.x86.avx512.mask.broadcasti32x4.512" => "__builtin_ia32_broadcasti32x4_512",
3813 "llvm.x86.avx512.mask.broadcasti32x8.512" => "__builtin_ia32_broadcasti32x8_512_mask",
3814 "llvm.x86.avx512.mask.broadcasti64x2.256" => "__builtin_ia32_broadcasti64x2_256_mask",
3815 "llvm.x86.avx512.mask.broadcasti64x2.512" => "__builtin_ia32_broadcasti64x2_512_mask",
3816 "llvm.x86.avx512.mask.broadcasti64x4.512" => "__builtin_ia32_broadcasti64x4_512",
3817 "llvm.x86.avx512.mask.cmp.pd.128" => "__builtin_ia32_cmppd128_mask",
3818 "llvm.x86.avx512.mask.cmp.pd.256" => "__builtin_ia32_cmppd256_mask",
3819 "llvm.x86.avx512.mask.cmp.pd.512" => "__builtin_ia32_cmppd512_mask",
3820 "llvm.x86.avx512.mask.cmp.ps.128" => "__builtin_ia32_cmpps128_mask",
3821 "llvm.x86.avx512.mask.cmp.ps.256" => "__builtin_ia32_cmpps256_mask",
3822 "llvm.x86.avx512.mask.cmp.ps.512" => "__builtin_ia32_cmpps512_mask",
3823 "llvm.x86.avx512.mask.cmp.sd" => "__builtin_ia32_cmpsd_mask",
3824 "llvm.x86.avx512.mask.cmp.ss" => "__builtin_ia32_cmpss_mask",
3825 "llvm.x86.avx512.mask.compress.d.128" => "__builtin_ia32_compresssi128_mask",
3826 "llvm.x86.avx512.mask.compress.d.256" => "__builtin_ia32_compresssi256_mask",
3827 "llvm.x86.avx512.mask.compress.d.512" => "__builtin_ia32_compresssi512_mask",
3828 "llvm.x86.avx512.mask.compress.pd.128" => "__builtin_ia32_compressdf128_mask",
3829 "llvm.x86.avx512.mask.compress.pd.256" => "__builtin_ia32_compressdf256_mask",
3830 "llvm.x86.avx512.mask.compress.pd.512" => "__builtin_ia32_compressdf512_mask",
3831 "llvm.x86.avx512.mask.compress.ps.128" => "__builtin_ia32_compresssf128_mask",
3832 "llvm.x86.avx512.mask.compress.ps.256" => "__builtin_ia32_compresssf256_mask",
3833 "llvm.x86.avx512.mask.compress.ps.512" => "__builtin_ia32_compresssf512_mask",
3834 "llvm.x86.avx512.mask.compress.q.128" => "__builtin_ia32_compressdi128_mask",
3835 "llvm.x86.avx512.mask.compress.q.256" => "__builtin_ia32_compressdi256_mask",
3836 "llvm.x86.avx512.mask.compress.q.512" => "__builtin_ia32_compressdi512_mask",
3837 "llvm.x86.avx512.mask.compress.store.d.128" => "__builtin_ia32_compressstoresi128_mask",
3838 "llvm.x86.avx512.mask.compress.store.d.256" => "__builtin_ia32_compressstoresi256_mask",
3839 "llvm.x86.avx512.mask.compress.store.d.512" => "__builtin_ia32_compressstoresi512_mask",
3840 "llvm.x86.avx512.mask.compress.store.pd.128" => "__builtin_ia32_compressstoredf128_mask",
3841 "llvm.x86.avx512.mask.compress.store.pd.256" => "__builtin_ia32_compressstoredf256_mask",
3842 "llvm.x86.avx512.mask.compress.store.pd.512" => "__builtin_ia32_compressstoredf512_mask",
3843 "llvm.x86.avx512.mask.compress.store.ps.128" => "__builtin_ia32_compressstoresf128_mask",
3844 "llvm.x86.avx512.mask.compress.store.ps.256" => "__builtin_ia32_compressstoresf256_mask",
3845 "llvm.x86.avx512.mask.compress.store.ps.512" => "__builtin_ia32_compressstoresf512_mask",
3846 "llvm.x86.avx512.mask.compress.store.q.128" => "__builtin_ia32_compressstoredi128_mask",
3847 "llvm.x86.avx512.mask.compress.store.q.256" => "__builtin_ia32_compressstoredi256_mask",
3848 "llvm.x86.avx512.mask.compress.store.q.512" => "__builtin_ia32_compressstoredi512_mask",
3849 "llvm.x86.avx512.mask.conflict.d.128" => "__builtin_ia32_vpconflictsi_128_mask",
3850 "llvm.x86.avx512.mask.conflict.d.256" => "__builtin_ia32_vpconflictsi_256_mask",
3851 "llvm.x86.avx512.mask.conflict.d.512" => "__builtin_ia32_vpconflictsi_512_mask",
3852 "llvm.x86.avx512.mask.conflict.q.128" => "__builtin_ia32_vpconflictdi_128_mask",
3853 "llvm.x86.avx512.mask.conflict.q.256" => "__builtin_ia32_vpconflictdi_256_mask",
3854 "llvm.x86.avx512.mask.conflict.q.512" => "__builtin_ia32_vpconflictdi_512_mask",
3855 "llvm.x86.avx512.mask.cvtdq2pd.128" => "__builtin_ia32_cvtdq2pd128_mask",
3856 "llvm.x86.avx512.mask.cvtdq2pd.256" => "__builtin_ia32_cvtdq2pd256_mask",
3857 "llvm.x86.avx512.mask.cvtdq2pd.512" => "__builtin_ia32_cvtdq2pd512_mask",
3858 "llvm.x86.avx512.mask.cvtdq2ps.128" => "__builtin_ia32_cvtdq2ps128_mask",
3859 "llvm.x86.avx512.mask.cvtdq2ps.256" => "__builtin_ia32_cvtdq2ps256_mask",
3860 "llvm.x86.avx512.mask.cvtdq2ps.512" => "__builtin_ia32_cvtdq2ps512_mask",
3861 "llvm.x86.avx512.mask.cvtpd2dq.128" => "__builtin_ia32_cvtpd2dq128_mask",
3862 "llvm.x86.avx512.mask.cvtpd2dq.256" => "__builtin_ia32_cvtpd2dq256_mask",
3863 "llvm.x86.avx512.mask.cvtpd2dq.512" => "__builtin_ia32_cvtpd2dq512_mask",
3864 "llvm.x86.avx512.mask.cvtpd2ps" => "__builtin_ia32_cvtpd2ps_mask",
3865 "llvm.x86.avx512.mask.cvtpd2ps.256" => "__builtin_ia32_cvtpd2ps256_mask",
3866 "llvm.x86.avx512.mask.cvtpd2ps.512" => "__builtin_ia32_cvtpd2ps512_mask",
3867 "llvm.x86.avx512.mask.cvtpd2qq.128" => "__builtin_ia32_cvtpd2qq128_mask",
3868 "llvm.x86.avx512.mask.cvtpd2qq.256" => "__builtin_ia32_cvtpd2qq256_mask",
3869 "llvm.x86.avx512.mask.cvtpd2qq.512" => "__builtin_ia32_cvtpd2qq512_mask",
3870 "llvm.x86.avx512.mask.cvtpd2udq.128" => "__builtin_ia32_cvtpd2udq128_mask",
3871 "llvm.x86.avx512.mask.cvtpd2udq.256" => "__builtin_ia32_cvtpd2udq256_mask",
3872 "llvm.x86.avx512.mask.cvtpd2udq.512" => "__builtin_ia32_cvtpd2udq512_mask",
3873 "llvm.x86.avx512.mask.cvtpd2uqq.128" => "__builtin_ia32_cvtpd2uqq128_mask",
3874 "llvm.x86.avx512.mask.cvtpd2uqq.256" => "__builtin_ia32_cvtpd2uqq256_mask",
3875 "llvm.x86.avx512.mask.cvtpd2uqq.512" => "__builtin_ia32_cvtpd2uqq512_mask",
3876 "llvm.x86.avx512.mask.cvtps2dq.128" => "__builtin_ia32_cvtps2dq128_mask",
3877 "llvm.x86.avx512.mask.cvtps2dq.256" => "__builtin_ia32_cvtps2dq256_mask",
3878 "llvm.x86.avx512.mask.cvtps2dq.512" => "__builtin_ia32_cvtps2dq512_mask",
3879 "llvm.x86.avx512.mask.cvtps2pd.128" => "__builtin_ia32_cvtps2pd128_mask",
3880 "llvm.x86.avx512.mask.cvtps2pd.256" => "__builtin_ia32_cvtps2pd256_mask",
3881 "llvm.x86.avx512.mask.cvtps2pd.512" => "__builtin_ia32_cvtps2pd512_mask",
3882 "llvm.x86.avx512.mask.cvtps2qq.128" => "__builtin_ia32_cvtps2qq128_mask",
3883 "llvm.x86.avx512.mask.cvtps2qq.256" => "__builtin_ia32_cvtps2qq256_mask",
3884 "llvm.x86.avx512.mask.cvtps2qq.512" => "__builtin_ia32_cvtps2qq512_mask",
3885 "llvm.x86.avx512.mask.cvtps2udq.128" => "__builtin_ia32_cvtps2udq128_mask",
3886 "llvm.x86.avx512.mask.cvtps2udq.256" => "__builtin_ia32_cvtps2udq256_mask",
3887 "llvm.x86.avx512.mask.cvtps2udq.512" => "__builtin_ia32_cvtps2udq512_mask",
3888 "llvm.x86.avx512.mask.cvtps2uqq.128" => "__builtin_ia32_cvtps2uqq128_mask",
3889 "llvm.x86.avx512.mask.cvtps2uqq.256" => "__builtin_ia32_cvtps2uqq256_mask",
3890 "llvm.x86.avx512.mask.cvtps2uqq.512" => "__builtin_ia32_cvtps2uqq512_mask",
3891 "llvm.x86.avx512.mask.cvtqq2pd.128" => "__builtin_ia32_cvtqq2pd128_mask",
3892 "llvm.x86.avx512.mask.cvtqq2pd.256" => "__builtin_ia32_cvtqq2pd256_mask",
3893 "llvm.x86.avx512.mask.cvtqq2pd.512" => "__builtin_ia32_cvtqq2pd512_mask",
3894 "llvm.x86.avx512.mask.cvtqq2ps.128" => "__builtin_ia32_cvtqq2ps128_mask",
3895 "llvm.x86.avx512.mask.cvtqq2ps.256" => "__builtin_ia32_cvtqq2ps256_mask",
3896 "llvm.x86.avx512.mask.cvtqq2ps.512" => "__builtin_ia32_cvtqq2ps512_mask",
3897 "llvm.x86.avx512.mask.cvtsd2ss.round" => "__builtin_ia32_cvtsd2ss_round_mask",
3898 "llvm.x86.avx512.mask.cvtss2sd.round" => "__builtin_ia32_cvtss2sd_round_mask",
3899 "llvm.x86.avx512.mask.cvttpd2dq.128" => "__builtin_ia32_cvttpd2dq128_mask",
3900 "llvm.x86.avx512.mask.cvttpd2dq.256" => "__builtin_ia32_cvttpd2dq256_mask",
3901 "llvm.x86.avx512.mask.cvttpd2dq.512" => "__builtin_ia32_cvttpd2dq512_mask",
3902 "llvm.x86.avx512.mask.cvttpd2qq.128" => "__builtin_ia32_cvttpd2qq128_mask",
3903 "llvm.x86.avx512.mask.cvttpd2qq.256" => "__builtin_ia32_cvttpd2qq256_mask",
3904 "llvm.x86.avx512.mask.cvttpd2qq.512" => "__builtin_ia32_cvttpd2qq512_mask",
3905 "llvm.x86.avx512.mask.cvttpd2udq.128" => "__builtin_ia32_cvttpd2udq128_mask",
3906 "llvm.x86.avx512.mask.cvttpd2udq.256" => "__builtin_ia32_cvttpd2udq256_mask",
3907 "llvm.x86.avx512.mask.cvttpd2udq.512" => "__builtin_ia32_cvttpd2udq512_mask",
3908 "llvm.x86.avx512.mask.cvttpd2uqq.128" => "__builtin_ia32_cvttpd2uqq128_mask",
3909 "llvm.x86.avx512.mask.cvttpd2uqq.256" => "__builtin_ia32_cvttpd2uqq256_mask",
3910 "llvm.x86.avx512.mask.cvttpd2uqq.512" => "__builtin_ia32_cvttpd2uqq512_mask",
3911 "llvm.x86.avx512.mask.cvttps2dq.128" => "__builtin_ia32_cvttps2dq128_mask",
3912 "llvm.x86.avx512.mask.cvttps2dq.256" => "__builtin_ia32_cvttps2dq256_mask",
3913 "llvm.x86.avx512.mask.cvttps2dq.512" => "__builtin_ia32_cvttps2dq512_mask",
3914 "llvm.x86.avx512.mask.cvttps2qq.128" => "__builtin_ia32_cvttps2qq128_mask",
3915 "llvm.x86.avx512.mask.cvttps2qq.256" => "__builtin_ia32_cvttps2qq256_mask",
3916 "llvm.x86.avx512.mask.cvttps2qq.512" => "__builtin_ia32_cvttps2qq512_mask",
3917 "llvm.x86.avx512.mask.cvttps2udq.128" => "__builtin_ia32_cvttps2udq128_mask",
3918 "llvm.x86.avx512.mask.cvttps2udq.256" => "__builtin_ia32_cvttps2udq256_mask",
3919 "llvm.x86.avx512.mask.cvttps2udq.512" => "__builtin_ia32_cvttps2udq512_mask",
3920 "llvm.x86.avx512.mask.cvttps2uqq.128" => "__builtin_ia32_cvttps2uqq128_mask",
3921 "llvm.x86.avx512.mask.cvttps2uqq.256" => "__builtin_ia32_cvttps2uqq256_mask",
3922 "llvm.x86.avx512.mask.cvttps2uqq.512" => "__builtin_ia32_cvttps2uqq512_mask",
3923 "llvm.x86.avx512.mask.cvtudq2pd.128" => "__builtin_ia32_cvtudq2pd128_mask",
3924 "llvm.x86.avx512.mask.cvtudq2pd.256" => "__builtin_ia32_cvtudq2pd256_mask",
3925 "llvm.x86.avx512.mask.cvtudq2pd.512" => "__builtin_ia32_cvtudq2pd512_mask",
3926 "llvm.x86.avx512.mask.cvtudq2ps.128" => "__builtin_ia32_cvtudq2ps128_mask",
3927 "llvm.x86.avx512.mask.cvtudq2ps.256" => "__builtin_ia32_cvtudq2ps256_mask",
3928 "llvm.x86.avx512.mask.cvtudq2ps.512" => "__builtin_ia32_cvtudq2ps512_mask",
3929 "llvm.x86.avx512.mask.cvtuqq2pd.128" => "__builtin_ia32_cvtuqq2pd128_mask",
3930 "llvm.x86.avx512.mask.cvtuqq2pd.256" => "__builtin_ia32_cvtuqq2pd256_mask",
3931 "llvm.x86.avx512.mask.cvtuqq2pd.512" => "__builtin_ia32_cvtuqq2pd512_mask",
3932 "llvm.x86.avx512.mask.cvtuqq2ps.128" => "__builtin_ia32_cvtuqq2ps128_mask",
3933 "llvm.x86.avx512.mask.cvtuqq2ps.256" => "__builtin_ia32_cvtuqq2ps256_mask",
3934 "llvm.x86.avx512.mask.cvtuqq2ps.512" => "__builtin_ia32_cvtuqq2ps512_mask",
3935 "llvm.x86.avx512.mask.dbpsadbw.128" => "__builtin_ia32_dbpsadbw128_mask",
3936 "llvm.x86.avx512.mask.dbpsadbw.256" => "__builtin_ia32_dbpsadbw256_mask",
3937 "llvm.x86.avx512.mask.dbpsadbw.512" => "__builtin_ia32_dbpsadbw512_mask",
3938 "llvm.x86.avx512.mask.div.pd.128" => "__builtin_ia32_divpd_mask",
3939 "llvm.x86.avx512.mask.div.pd.256" => "__builtin_ia32_divpd256_mask",
3940 "llvm.x86.avx512.mask.div.pd.512" => "__builtin_ia32_divpd512_mask",
3941 "llvm.x86.avx512.mask.div.ps.128" => "__builtin_ia32_divps_mask",
3942 "llvm.x86.avx512.mask.div.ps.256" => "__builtin_ia32_divps256_mask",
3943 "llvm.x86.avx512.mask.div.ps.512" => "__builtin_ia32_divps512_mask",
3944 "llvm.x86.avx512.mask.div.sd.round" => "__builtin_ia32_divsd_round_mask",
3945 "llvm.x86.avx512.mask.div.ss.round" => "__builtin_ia32_divss_round_mask",
3946 "llvm.x86.avx512.mask.expand.d.128" => "__builtin_ia32_expandsi128_mask",
3947 "llvm.x86.avx512.mask.expand.d.256" => "__builtin_ia32_expandsi256_mask",
3948 "llvm.x86.avx512.mask.expand.d.512" => "__builtin_ia32_expandsi512_mask",
3949 "llvm.x86.avx512.mask.expand.load.d.128" => "__builtin_ia32_expandloadsi128_mask",
3950 "llvm.x86.avx512.mask.expand.load.d.256" => "__builtin_ia32_expandloadsi256_mask",
3951 "llvm.x86.avx512.mask.expand.load.d.512" => "__builtin_ia32_expandloadsi512_mask",
3952 "llvm.x86.avx512.mask.expand.load.pd.128" => "__builtin_ia32_expandloaddf128_mask",
3953 "llvm.x86.avx512.mask.expand.load.pd.256" => "__builtin_ia32_expandloaddf256_mask",
3954 "llvm.x86.avx512.mask.expand.load.pd.512" => "__builtin_ia32_expandloaddf512_mask",
3955 "llvm.x86.avx512.mask.expand.load.ps.128" => "__builtin_ia32_expandloadsf128_mask",
3956 "llvm.x86.avx512.mask.expand.load.ps.256" => "__builtin_ia32_expandloadsf256_mask",
3957 "llvm.x86.avx512.mask.expand.load.ps.512" => "__builtin_ia32_expandloadsf512_mask",
3958 "llvm.x86.avx512.mask.expand.load.q.128" => "__builtin_ia32_expandloaddi128_mask",
3959 "llvm.x86.avx512.mask.expand.load.q.256" => "__builtin_ia32_expandloaddi256_mask",
3960 "llvm.x86.avx512.mask.expand.load.q.512" => "__builtin_ia32_expandloaddi512_mask",
3961 "llvm.x86.avx512.mask.expand.pd.128" => "__builtin_ia32_expanddf128_mask",
3962 "llvm.x86.avx512.mask.expand.pd.256" => "__builtin_ia32_expanddf256_mask",
3963 "llvm.x86.avx512.mask.expand.pd.512" => "__builtin_ia32_expanddf512_mask",
3964 "llvm.x86.avx512.mask.expand.ps.128" => "__builtin_ia32_expandsf128_mask",
3965 "llvm.x86.avx512.mask.expand.ps.256" => "__builtin_ia32_expandsf256_mask",
3966 "llvm.x86.avx512.mask.expand.ps.512" => "__builtin_ia32_expandsf512_mask",
3967 "llvm.x86.avx512.mask.expand.q.128" => "__builtin_ia32_expanddi128_mask",
3968 "llvm.x86.avx512.mask.expand.q.256" => "__builtin_ia32_expanddi256_mask",
3969 "llvm.x86.avx512.mask.expand.q.512" => "__builtin_ia32_expanddi512_mask",
3970 "llvm.x86.avx512.mask.fixupimm.pd.128" => "__builtin_ia32_fixupimmpd128_mask",
3971 "llvm.x86.avx512.mask.fixupimm.pd.256" => "__builtin_ia32_fixupimmpd256_mask",
3972 "llvm.x86.avx512.mask.fixupimm.pd.512" => "__builtin_ia32_fixupimmpd512_mask",
3973 "llvm.x86.avx512.mask.fixupimm.ps.128" => "__builtin_ia32_fixupimmps128_mask",
3974 "llvm.x86.avx512.mask.fixupimm.ps.256" => "__builtin_ia32_fixupimmps256_mask",
3975 "llvm.x86.avx512.mask.fixupimm.ps.512" => "__builtin_ia32_fixupimmps512_mask",
3976 "llvm.x86.avx512.mask.fixupimm.sd" => "__builtin_ia32_fixupimmsd_mask",
3977 "llvm.x86.avx512.mask.fixupimm.ss" => "__builtin_ia32_fixupimmss_mask",
3978 "llvm.x86.avx512.mask.fpclass.pd.128" => "__builtin_ia32_fpclasspd128_mask",
3979 "llvm.x86.avx512.mask.fpclass.pd.256" => "__builtin_ia32_fpclasspd256_mask",
3980 "llvm.x86.avx512.mask.fpclass.pd.512" => "__builtin_ia32_fpclasspd512_mask",
3981 "llvm.x86.avx512.mask.fpclass.ps.128" => "__builtin_ia32_fpclassps128_mask",
3982 "llvm.x86.avx512.mask.fpclass.ps.256" => "__builtin_ia32_fpclassps256_mask",
3983 "llvm.x86.avx512.mask.fpclass.ps.512" => "__builtin_ia32_fpclassps512_mask",
3984 "llvm.x86.avx512.mask.fpclass.sd" => "__builtin_ia32_fpclasssd_mask",
3985 "llvm.x86.avx512.mask.fpclass.ss" => "__builtin_ia32_fpclassss_mask",
3986 "llvm.x86.avx512.mask.getexp.pd.128" => "__builtin_ia32_getexppd128_mask",
3987 "llvm.x86.avx512.mask.getexp.pd.256" => "__builtin_ia32_getexppd256_mask",
3988 "llvm.x86.avx512.mask.getexp.pd.512" => "__builtin_ia32_getexppd512_mask",
3989 "llvm.x86.avx512.mask.getexp.ps.128" => "__builtin_ia32_getexpps128_mask",
3990 "llvm.x86.avx512.mask.getexp.ps.256" => "__builtin_ia32_getexpps256_mask",
3991 "llvm.x86.avx512.mask.getexp.ps.512" => "__builtin_ia32_getexpps512_mask",
3992 "llvm.x86.avx512.mask.getexp.sd" => "__builtin_ia32_getexpsd128_round_mask",
3993 "llvm.x86.avx512.mask.getexp.ss" => "__builtin_ia32_getexpss128_round_mask",
3994 "llvm.x86.avx512.mask.getmant.pd.128" => "__builtin_ia32_getmantpd128_mask",
3995 "llvm.x86.avx512.mask.getmant.pd.256" => "__builtin_ia32_getmantpd256_mask",
3996 "llvm.x86.avx512.mask.getmant.pd.512" => "__builtin_ia32_getmantpd512_mask",
3997 "llvm.x86.avx512.mask.getmant.ps.128" => "__builtin_ia32_getmantps128_mask",
3998 "llvm.x86.avx512.mask.getmant.ps.256" => "__builtin_ia32_getmantps256_mask",
3999 "llvm.x86.avx512.mask.getmant.ps.512" => "__builtin_ia32_getmantps512_mask",
4000 "llvm.x86.avx512.mask.getmant.sd" => "__builtin_ia32_getmantsd_round_mask",
4001 "llvm.x86.avx512.mask.getmant.ss" => "__builtin_ia32_getmantss_round_mask",
4002 "llvm.x86.avx512.mask.insertf32x4.256" => "__builtin_ia32_insertf32x4_256_mask",
4003 "llvm.x86.avx512.mask.insertf32x4.512" => "__builtin_ia32_insertf32x4_mask",
4004 "llvm.x86.avx512.mask.insertf32x8.512" => "__builtin_ia32_insertf32x8_mask",
4005 "llvm.x86.avx512.mask.insertf64x2.256" => "__builtin_ia32_insertf64x2_256_mask",
4006 "llvm.x86.avx512.mask.insertf64x2.512" => "__builtin_ia32_insertf64x2_512_mask",
4007 "llvm.x86.avx512.mask.insertf64x4.512" => "__builtin_ia32_insertf64x4_mask",
4008 "llvm.x86.avx512.mask.inserti32x4.256" => "__builtin_ia32_inserti32x4_256_mask",
4009 "llvm.x86.avx512.mask.inserti32x4.512" => "__builtin_ia32_inserti32x4_mask",
4010 "llvm.x86.avx512.mask.inserti32x8.512" => "__builtin_ia32_inserti32x8_mask",
4011 "llvm.x86.avx512.mask.inserti64x2.256" => "__builtin_ia32_inserti64x2_256_mask",
4012 "llvm.x86.avx512.mask.inserti64x2.512" => "__builtin_ia32_inserti64x2_512_mask",
4013 "llvm.x86.avx512.mask.inserti64x4.512" => "__builtin_ia32_inserti64x4_mask",
4014 "llvm.x86.avx512.mask.loadu.d.512" => "__builtin_ia32_loaddqusi512_mask",
4015 "llvm.x86.avx512.mask.loadu.pd.512" => "__builtin_ia32_loadupd512_mask",
4016 "llvm.x86.avx512.mask.loadu.ps.512" => "__builtin_ia32_loadups512_mask",
4017 "llvm.x86.avx512.mask.loadu.q.512" => "__builtin_ia32_loaddqudi512_mask",
4018 "llvm.x86.avx512.mask.lzcnt.d.512" => "__builtin_ia32_vplzcntd_512_mask",
4019 "llvm.x86.avx512.mask.lzcnt.q.512" => "__builtin_ia32_vplzcntq_512_mask",
4020 "llvm.x86.avx512.mask.max.pd.128" => "__builtin_ia32_maxpd_mask",
4021 "llvm.x86.avx512.mask.max.pd.256" => "__builtin_ia32_maxpd256_mask",
4022 "llvm.x86.avx512.mask.max.pd.512" => "__builtin_ia32_maxpd512_mask",
4023 "llvm.x86.avx512.mask.max.ps.128" => "__builtin_ia32_maxps_mask",
4024 "llvm.x86.avx512.mask.max.ps.256" => "__builtin_ia32_maxps256_mask",
4025 "llvm.x86.avx512.mask.max.ps.512" => "__builtin_ia32_maxps512_mask",
4026 "llvm.x86.avx512.mask.max.sd.round" => "__builtin_ia32_maxsd_round_mask",
4027 "llvm.x86.avx512.mask.max.ss.round" => "__builtin_ia32_maxss_round_mask",
4028 "llvm.x86.avx512.mask.min.pd.128" => "__builtin_ia32_minpd_mask",
4029 "llvm.x86.avx512.mask.min.pd.256" => "__builtin_ia32_minpd256_mask",
4030 "llvm.x86.avx512.mask.min.pd.512" => "__builtin_ia32_minpd512_mask",
4031 "llvm.x86.avx512.mask.min.ps.128" => "__builtin_ia32_minps_mask",
4032 "llvm.x86.avx512.mask.min.ps.256" => "__builtin_ia32_minps256_mask",
4033 "llvm.x86.avx512.mask.min.ps.512" => "__builtin_ia32_minps512_mask",
4034 "llvm.x86.avx512.mask.min.sd.round" => "__builtin_ia32_minsd_round_mask",
4035 "llvm.x86.avx512.mask.min.ss.round" => "__builtin_ia32_minss_round_mask",
4036 "llvm.x86.avx512.mask.move.sd" => "__builtin_ia32_movsd_mask",
4037 "llvm.x86.avx512.mask.move.ss" => "__builtin_ia32_movss_mask",
4038 "llvm.x86.avx512.mask.mul.pd.128" => "__builtin_ia32_mulpd_mask",
4039 "llvm.x86.avx512.mask.mul.pd.256" => "__builtin_ia32_mulpd256_mask",
4040 "llvm.x86.avx512.mask.mul.pd.512" => "__builtin_ia32_mulpd512_mask",
4041 "llvm.x86.avx512.mask.mul.ps.128" => "__builtin_ia32_mulps_mask",
4042 "llvm.x86.avx512.mask.mul.ps.256" => "__builtin_ia32_mulps256_mask",
4043 "llvm.x86.avx512.mask.mul.ps.512" => "__builtin_ia32_mulps512_mask",
4044 "llvm.x86.avx512.mask.mul.sd.round" => "__builtin_ia32_mulsd_round_mask",
4045 "llvm.x86.avx512.mask.mul.ss.round" => "__builtin_ia32_mulss_round_mask",
4046 "llvm.x86.avx512.mask.or.pd.128" => "__builtin_ia32_orpd128_mask",
4047 "llvm.x86.avx512.mask.or.pd.256" => "__builtin_ia32_orpd256_mask",
4048 "llvm.x86.avx512.mask.or.pd.512" => "__builtin_ia32_orpd512_mask",
4049 "llvm.x86.avx512.mask.or.ps.128" => "__builtin_ia32_orps128_mask",
4050 "llvm.x86.avx512.mask.or.ps.256" => "__builtin_ia32_orps256_mask",
4051 "llvm.x86.avx512.mask.or.ps.512" => "__builtin_ia32_orps512_mask",
4052 "llvm.x86.avx512.mask.pabs.b.128" => "__builtin_ia32_pabsb128_mask",
4053 "llvm.x86.avx512.mask.pabs.b.256" => "__builtin_ia32_pabsb256_mask",
4054 "llvm.x86.avx512.mask.pabs.b.512" => "__builtin_ia32_pabsb512_mask",
4055 "llvm.x86.avx512.mask.pabs.d.128" => "__builtin_ia32_pabsd128_mask",
4056 "llvm.x86.avx512.mask.pabs.d.256" => "__builtin_ia32_pabsd256_mask",
4057 "llvm.x86.avx512.mask.pabs.d.512" => "__builtin_ia32_pabsd512_mask",
4058 "llvm.x86.avx512.mask.pabs.q.128" => "__builtin_ia32_pabsq128_mask",
4059 "llvm.x86.avx512.mask.pabs.q.256" => "__builtin_ia32_pabsq256_mask",
4060 "llvm.x86.avx512.mask.pabs.q.512" => "__builtin_ia32_pabsq512_mask",
4061 "llvm.x86.avx512.mask.pabs.w.128" => "__builtin_ia32_pabsw128_mask",
4062 "llvm.x86.avx512.mask.pabs.w.256" => "__builtin_ia32_pabsw256_mask",
4063 "llvm.x86.avx512.mask.pabs.w.512" => "__builtin_ia32_pabsw512_mask",
4064 "llvm.x86.avx512.mask.packssdw.128" => "__builtin_ia32_packssdw128_mask",
4065 "llvm.x86.avx512.mask.packssdw.256" => "__builtin_ia32_packssdw256_mask",
4066 "llvm.x86.avx512.mask.packssdw.512" => "__builtin_ia32_packssdw512_mask",
4067 "llvm.x86.avx512.mask.packsswb.128" => "__builtin_ia32_packsswb128_mask",
4068 "llvm.x86.avx512.mask.packsswb.256" => "__builtin_ia32_packsswb256_mask",
4069 "llvm.x86.avx512.mask.packsswb.512" => "__builtin_ia32_packsswb512_mask",
4070 "llvm.x86.avx512.mask.packusdw.128" => "__builtin_ia32_packusdw128_mask",
4071 "llvm.x86.avx512.mask.packusdw.256" => "__builtin_ia32_packusdw256_mask",
4072 "llvm.x86.avx512.mask.packusdw.512" => "__builtin_ia32_packusdw512_mask",
4073 "llvm.x86.avx512.mask.packuswb.128" => "__builtin_ia32_packuswb128_mask",
4074 "llvm.x86.avx512.mask.packuswb.256" => "__builtin_ia32_packuswb256_mask",
4075 "llvm.x86.avx512.mask.packuswb.512" => "__builtin_ia32_packuswb512_mask",
4076 "llvm.x86.avx512.mask.padd.b.128" => "__builtin_ia32_paddb128_mask",
4077 "llvm.x86.avx512.mask.padd.b.256" => "__builtin_ia32_paddb256_mask",
4078 "llvm.x86.avx512.mask.padd.b.512" => "__builtin_ia32_paddb512_mask",
4079 "llvm.x86.avx512.mask.padd.d.128" => "__builtin_ia32_paddd128_mask",
4080 "llvm.x86.avx512.mask.padd.d.256" => "__builtin_ia32_paddd256_mask",
4081 "llvm.x86.avx512.mask.padd.d.512" => "__builtin_ia32_paddd512_mask",
4082 "llvm.x86.avx512.mask.padd.q.128" => "__builtin_ia32_paddq128_mask",
4083 "llvm.x86.avx512.mask.padd.q.256" => "__builtin_ia32_paddq256_mask",
4084 "llvm.x86.avx512.mask.padd.q.512" => "__builtin_ia32_paddq512_mask",
4085 "llvm.x86.avx512.mask.padd.w.128" => "__builtin_ia32_paddw128_mask",
4086 "llvm.x86.avx512.mask.padd.w.256" => "__builtin_ia32_paddw256_mask",
4087 "llvm.x86.avx512.mask.padd.w.512" => "__builtin_ia32_paddw512_mask",
4088 "llvm.x86.avx512.mask.padds.b.128" => "__builtin_ia32_paddsb128_mask",
4089 "llvm.x86.avx512.mask.padds.b.256" => "__builtin_ia32_paddsb256_mask",
4090 "llvm.x86.avx512.mask.padds.b.512" => "__builtin_ia32_paddsb512_mask",
4091 "llvm.x86.avx512.mask.padds.w.128" => "__builtin_ia32_paddsw128_mask",
4092 "llvm.x86.avx512.mask.padds.w.256" => "__builtin_ia32_paddsw256_mask",
4093 "llvm.x86.avx512.mask.padds.w.512" => "__builtin_ia32_paddsw512_mask",
4094 "llvm.x86.avx512.mask.paddus.b.128" => "__builtin_ia32_paddusb128_mask",
4095 "llvm.x86.avx512.mask.paddus.b.256" => "__builtin_ia32_paddusb256_mask",
4096 "llvm.x86.avx512.mask.paddus.b.512" => "__builtin_ia32_paddusb512_mask",
4097 "llvm.x86.avx512.mask.paddus.w.128" => "__builtin_ia32_paddusw128_mask",
4098 "llvm.x86.avx512.mask.paddus.w.256" => "__builtin_ia32_paddusw256_mask",
4099 "llvm.x86.avx512.mask.paddus.w.512" => "__builtin_ia32_paddusw512_mask",
4100 "llvm.x86.avx512.mask.pand.d.512" => "__builtin_ia32_pandd512_mask",
4101 "llvm.x86.avx512.mask.pand.q.512" => "__builtin_ia32_pandq512_mask",
4102 "llvm.x86.avx512.mask.pavg.b.128" => "__builtin_ia32_pavgb128_mask",
4103 "llvm.x86.avx512.mask.pavg.b.256" => "__builtin_ia32_pavgb256_mask",
4104 "llvm.x86.avx512.mask.pavg.b.512" => "__builtin_ia32_pavgb512_mask",
4105 "llvm.x86.avx512.mask.pavg.w.128" => "__builtin_ia32_pavgw128_mask",
4106 "llvm.x86.avx512.mask.pavg.w.256" => "__builtin_ia32_pavgw256_mask",
4107 "llvm.x86.avx512.mask.pavg.w.512" => "__builtin_ia32_pavgw512_mask",
4108 "llvm.x86.avx512.mask.pbroadcast.b.gpr.128" => "__builtin_ia32_pbroadcastb128_gpr_mask",
4109 "llvm.x86.avx512.mask.pbroadcast.b.gpr.256" => "__builtin_ia32_pbroadcastb256_gpr_mask",
4110 "llvm.x86.avx512.mask.pbroadcast.b.gpr.512" => "__builtin_ia32_pbroadcastb512_gpr_mask",
4111 "llvm.x86.avx512.mask.pbroadcast.d.gpr.128" => "__builtin_ia32_pbroadcastd128_gpr_mask",
4112 "llvm.x86.avx512.mask.pbroadcast.d.gpr.256" => "__builtin_ia32_pbroadcastd256_gpr_mask",
4113 "llvm.x86.avx512.mask.pbroadcast.d.gpr.512" => "__builtin_ia32_pbroadcastd512_gpr_mask",
4114 "llvm.x86.avx512.mask.pbroadcast.q.gpr.128" => "__builtin_ia32_pbroadcastq128_gpr_mask",
4115 "llvm.x86.avx512.mask.pbroadcast.q.gpr.256" => "__builtin_ia32_pbroadcastq256_gpr_mask",
4116 "llvm.x86.avx512.mask.pbroadcast.q.gpr.512" => "__builtin_ia32_pbroadcastq512_gpr_mask",
4117 "llvm.x86.avx512.mask.pbroadcast.q.mem.512" => "__builtin_ia32_pbroadcastq512_mem_mask",
4118 "llvm.x86.avx512.mask.pbroadcast.w.gpr.128" => "__builtin_ia32_pbroadcastw128_gpr_mask",
4119 "llvm.x86.avx512.mask.pbroadcast.w.gpr.256" => "__builtin_ia32_pbroadcastw256_gpr_mask",
4120 "llvm.x86.avx512.mask.pbroadcast.w.gpr.512" => "__builtin_ia32_pbroadcastw512_gpr_mask",
4121 "llvm.x86.avx512.mask.pcmpeq.b.128" => "__builtin_ia32_pcmpeqb128_mask",
4122 "llvm.x86.avx512.mask.pcmpeq.b.256" => "__builtin_ia32_pcmpeqb256_mask",
4123 "llvm.x86.avx512.mask.pcmpeq.b.512" => "__builtin_ia32_pcmpeqb512_mask",
4124 "llvm.x86.avx512.mask.pcmpeq.d.128" => "__builtin_ia32_pcmpeqd128_mask",
4125 "llvm.x86.avx512.mask.pcmpeq.d.256" => "__builtin_ia32_pcmpeqd256_mask",
4126 "llvm.x86.avx512.mask.pcmpeq.d.512" => "__builtin_ia32_pcmpeqd512_mask",
4127 "llvm.x86.avx512.mask.pcmpeq.q.128" => "__builtin_ia32_pcmpeqq128_mask",
4128 "llvm.x86.avx512.mask.pcmpeq.q.256" => "__builtin_ia32_pcmpeqq256_mask",
4129 "llvm.x86.avx512.mask.pcmpeq.q.512" => "__builtin_ia32_pcmpeqq512_mask",
4130 "llvm.x86.avx512.mask.pcmpeq.w.128" => "__builtin_ia32_pcmpeqw128_mask",
4131 "llvm.x86.avx512.mask.pcmpeq.w.256" => "__builtin_ia32_pcmpeqw256_mask",
4132 "llvm.x86.avx512.mask.pcmpeq.w.512" => "__builtin_ia32_pcmpeqw512_mask",
4133 "llvm.x86.avx512.mask.pcmpgt.b.128" => "__builtin_ia32_pcmpgtb128_mask",
4134 "llvm.x86.avx512.mask.pcmpgt.b.256" => "__builtin_ia32_pcmpgtb256_mask",
4135 "llvm.x86.avx512.mask.pcmpgt.b.512" => "__builtin_ia32_pcmpgtb512_mask",
4136 "llvm.x86.avx512.mask.pcmpgt.d.128" => "__builtin_ia32_pcmpgtd128_mask",
4137 "llvm.x86.avx512.mask.pcmpgt.d.256" => "__builtin_ia32_pcmpgtd256_mask",
4138 "llvm.x86.avx512.mask.pcmpgt.d.512" => "__builtin_ia32_pcmpgtd512_mask",
4139 "llvm.x86.avx512.mask.pcmpgt.q.128" => "__builtin_ia32_pcmpgtq128_mask",
4140 "llvm.x86.avx512.mask.pcmpgt.q.256" => "__builtin_ia32_pcmpgtq256_mask",
4141 "llvm.x86.avx512.mask.pcmpgt.q.512" => "__builtin_ia32_pcmpgtq512_mask",
4142 "llvm.x86.avx512.mask.pcmpgt.w.128" => "__builtin_ia32_pcmpgtw128_mask",
4143 "llvm.x86.avx512.mask.pcmpgt.w.256" => "__builtin_ia32_pcmpgtw256_mask",
4144 "llvm.x86.avx512.mask.pcmpgt.w.512" => "__builtin_ia32_pcmpgtw512_mask",
4145 "llvm.x86.avx512.mask.permvar.df.256" => "__builtin_ia32_permvardf256_mask",
4146 "llvm.x86.avx512.mask.permvar.df.512" => "__builtin_ia32_permvardf512_mask",
4147 "llvm.x86.avx512.mask.permvar.di.256" => "__builtin_ia32_permvardi256_mask",
4148 "llvm.x86.avx512.mask.permvar.di.512" => "__builtin_ia32_permvardi512_mask",
4149 "llvm.x86.avx512.mask.permvar.hi.128" => "__builtin_ia32_permvarhi128_mask",
4150 "llvm.x86.avx512.mask.permvar.hi.256" => "__builtin_ia32_permvarhi256_mask",
4151 "llvm.x86.avx512.mask.permvar.hi.512" => "__builtin_ia32_permvarhi512_mask",
4152 "llvm.x86.avx512.mask.permvar.qi.128" => "__builtin_ia32_permvarqi128_mask",
4153 "llvm.x86.avx512.mask.permvar.qi.256" => "__builtin_ia32_permvarqi256_mask",
4154 "llvm.x86.avx512.mask.permvar.qi.512" => "__builtin_ia32_permvarqi512_mask",
4155 "llvm.x86.avx512.mask.permvar.sf.256" => "__builtin_ia32_permvarsf256_mask",
4156 "llvm.x86.avx512.mask.permvar.sf.512" => "__builtin_ia32_permvarsf512_mask",
4157 "llvm.x86.avx512.mask.permvar.si.256" => "__builtin_ia32_permvarsi256_mask",
4158 "llvm.x86.avx512.mask.permvar.si.512" => "__builtin_ia32_permvarsi512_mask",
4159 "llvm.x86.avx512.mask.pmaddubs.w.128" => "__builtin_ia32_pmaddubsw128_mask",
4160 "llvm.x86.avx512.mask.pmaddubs.w.256" => "__builtin_ia32_pmaddubsw256_mask",
4161 "llvm.x86.avx512.mask.pmaddubs.w.512" => "__builtin_ia32_pmaddubsw512_mask",
4162 "llvm.x86.avx512.mask.pmaddw.d.128" => "__builtin_ia32_pmaddwd128_mask",
4163 "llvm.x86.avx512.mask.pmaddw.d.256" => "__builtin_ia32_pmaddwd256_mask",
4164 "llvm.x86.avx512.mask.pmaddw.d.512" => "__builtin_ia32_pmaddwd512_mask",
4165 "llvm.x86.avx512.mask.pmaxs.b.128" => "__builtin_ia32_pmaxsb128_mask",
4166 "llvm.x86.avx512.mask.pmaxs.b.256" => "__builtin_ia32_pmaxsb256_mask",
4167 "llvm.x86.avx512.mask.pmaxs.b.512" => "__builtin_ia32_pmaxsb512_mask",
4168 "llvm.x86.avx512.mask.pmaxs.d.128" => "__builtin_ia32_pmaxsd128_mask",
4169 "llvm.x86.avx512.mask.pmaxs.d.256" => "__builtin_ia32_pmaxsd256_mask",
4170 "llvm.x86.avx512.mask.pmaxs.d.512" => "__builtin_ia32_pmaxsd512_mask",
4171 "llvm.x86.avx512.mask.pmaxs.q.128" => "__builtin_ia32_pmaxsq128_mask",
4172 "llvm.x86.avx512.mask.pmaxs.q.256" => "__builtin_ia32_pmaxsq256_mask",
4173 "llvm.x86.avx512.mask.pmaxs.q.512" => "__builtin_ia32_pmaxsq512_mask",
4174 "llvm.x86.avx512.mask.pmaxs.w.128" => "__builtin_ia32_pmaxsw128_mask",
4175 "llvm.x86.avx512.mask.pmaxs.w.256" => "__builtin_ia32_pmaxsw256_mask",
4176 "llvm.x86.avx512.mask.pmaxs.w.512" => "__builtin_ia32_pmaxsw512_mask",
4177 "llvm.x86.avx512.mask.pmaxu.b.128" => "__builtin_ia32_pmaxub128_mask",
4178 "llvm.x86.avx512.mask.pmaxu.b.256" => "__builtin_ia32_pmaxub256_mask",
4179 "llvm.x86.avx512.mask.pmaxu.b.512" => "__builtin_ia32_pmaxub512_mask",
4180 "llvm.x86.avx512.mask.pmaxu.d.128" => "__builtin_ia32_pmaxud128_mask",
4181 "llvm.x86.avx512.mask.pmaxu.d.256" => "__builtin_ia32_pmaxud256_mask",
4182 "llvm.x86.avx512.mask.pmaxu.d.512" => "__builtin_ia32_pmaxud512_mask",
4183 "llvm.x86.avx512.mask.pmaxu.q.128" => "__builtin_ia32_pmaxuq128_mask",
4184 "llvm.x86.avx512.mask.pmaxu.q.256" => "__builtin_ia32_pmaxuq256_mask",
4185 "llvm.x86.avx512.mask.pmaxu.q.512" => "__builtin_ia32_pmaxuq512_mask",
4186 "llvm.x86.avx512.mask.pmaxu.w.128" => "__builtin_ia32_pmaxuw128_mask",
4187 "llvm.x86.avx512.mask.pmaxu.w.256" => "__builtin_ia32_pmaxuw256_mask",
4188 "llvm.x86.avx512.mask.pmaxu.w.512" => "__builtin_ia32_pmaxuw512_mask",
4189 "llvm.x86.avx512.mask.pmins.b.128" => "__builtin_ia32_pminsb128_mask",
4190 "llvm.x86.avx512.mask.pmins.b.256" => "__builtin_ia32_pminsb256_mask",
4191 "llvm.x86.avx512.mask.pmins.b.512" => "__builtin_ia32_pminsb512_mask",
4192 "llvm.x86.avx512.mask.pmins.d.128" => "__builtin_ia32_pminsd128_mask",
4193 "llvm.x86.avx512.mask.pmins.d.256" => "__builtin_ia32_pminsd256_mask",
4194 "llvm.x86.avx512.mask.pmins.d.512" => "__builtin_ia32_pminsd512_mask",
4195 "llvm.x86.avx512.mask.pmins.q.128" => "__builtin_ia32_pminsq128_mask",
4196 "llvm.x86.avx512.mask.pmins.q.256" => "__builtin_ia32_pminsq256_mask",
4197 "llvm.x86.avx512.mask.pmins.q.512" => "__builtin_ia32_pminsq512_mask",
4198 "llvm.x86.avx512.mask.pmins.w.128" => "__builtin_ia32_pminsw128_mask",
4199 "llvm.x86.avx512.mask.pmins.w.256" => "__builtin_ia32_pminsw256_mask",
4200 "llvm.x86.avx512.mask.pmins.w.512" => "__builtin_ia32_pminsw512_mask",
4201 "llvm.x86.avx512.mask.pminu.b.128" => "__builtin_ia32_pminub128_mask",
4202 "llvm.x86.avx512.mask.pminu.b.256" => "__builtin_ia32_pminub256_mask",
4203 "llvm.x86.avx512.mask.pminu.b.512" => "__builtin_ia32_pminub512_mask",
4204 "llvm.x86.avx512.mask.pminu.d.128" => "__builtin_ia32_pminud128_mask",
4205 "llvm.x86.avx512.mask.pminu.d.256" => "__builtin_ia32_pminud256_mask",
4206 "llvm.x86.avx512.mask.pminu.d.512" => "__builtin_ia32_pminud512_mask",
4207 "llvm.x86.avx512.mask.pminu.q.128" => "__builtin_ia32_pminuq128_mask",
4208 "llvm.x86.avx512.mask.pminu.q.256" => "__builtin_ia32_pminuq256_mask",
4209 "llvm.x86.avx512.mask.pminu.q.512" => "__builtin_ia32_pminuq512_mask",
4210 "llvm.x86.avx512.mask.pminu.w.128" => "__builtin_ia32_pminuw128_mask",
4211 "llvm.x86.avx512.mask.pminu.w.256" => "__builtin_ia32_pminuw256_mask",
4212 "llvm.x86.avx512.mask.pminu.w.512" => "__builtin_ia32_pminuw512_mask",
4213 "llvm.x86.avx512.mask.pmov.db.128" => "__builtin_ia32_pmovdb128_mask",
4214 "llvm.x86.avx512.mask.pmov.db.256" => "__builtin_ia32_pmovdb256_mask",
4215 "llvm.x86.avx512.mask.pmov.db.512" => "__builtin_ia32_pmovdb512_mask",
4216 "llvm.x86.avx512.mask.pmov.db.mem.128" => "__builtin_ia32_pmovdb128mem_mask",
4217 "llvm.x86.avx512.mask.pmov.db.mem.256" => "__builtin_ia32_pmovdb256mem_mask",
4218 "llvm.x86.avx512.mask.pmov.db.mem.512" => "__builtin_ia32_pmovdb512mem_mask",
4219 "llvm.x86.avx512.mask.pmov.dw.128" => "__builtin_ia32_pmovdw128_mask",
4220 "llvm.x86.avx512.mask.pmov.dw.256" => "__builtin_ia32_pmovdw256_mask",
4221 "llvm.x86.avx512.mask.pmov.dw.512" => "__builtin_ia32_pmovdw512_mask",
4222 "llvm.x86.avx512.mask.pmov.dw.mem.128" => "__builtin_ia32_pmovdw128mem_mask",
4223 "llvm.x86.avx512.mask.pmov.dw.mem.256" => "__builtin_ia32_pmovdw256mem_mask",
4224 "llvm.x86.avx512.mask.pmov.dw.mem.512" => "__builtin_ia32_pmovdw512mem_mask",
4225 "llvm.x86.avx512.mask.pmov.qb.128" => "__builtin_ia32_pmovqb128_mask",
4226 "llvm.x86.avx512.mask.pmov.qb.256" => "__builtin_ia32_pmovqb256_mask",
4227 "llvm.x86.avx512.mask.pmov.qb.512" => "__builtin_ia32_pmovqb512_mask",
4228 "llvm.x86.avx512.mask.pmov.qb.mem.128" => "__builtin_ia32_pmovqb128mem_mask",
4229 "llvm.x86.avx512.mask.pmov.qb.mem.256" => "__builtin_ia32_pmovqb256mem_mask",
4230 "llvm.x86.avx512.mask.pmov.qb.mem.512" => "__builtin_ia32_pmovqb512mem_mask",
4231 "llvm.x86.avx512.mask.pmov.qd.128" => "__builtin_ia32_pmovqd128_mask",
4232 "llvm.x86.avx512.mask.pmov.qd.256" => "__builtin_ia32_pmovqd256_mask",
4233 "llvm.x86.avx512.mask.pmov.qd.512" => "__builtin_ia32_pmovqd512_mask",
4234 "llvm.x86.avx512.mask.pmov.qd.mem.128" => "__builtin_ia32_pmovqd128mem_mask",
4235 "llvm.x86.avx512.mask.pmov.qd.mem.256" => "__builtin_ia32_pmovqd256mem_mask",
4236 "llvm.x86.avx512.mask.pmov.qd.mem.512" => "__builtin_ia32_pmovqd512mem_mask",
4237 "llvm.x86.avx512.mask.pmov.qw.128" => "__builtin_ia32_pmovqw128_mask",
4238 "llvm.x86.avx512.mask.pmov.qw.256" => "__builtin_ia32_pmovqw256_mask",
4239 "llvm.x86.avx512.mask.pmov.qw.512" => "__builtin_ia32_pmovqw512_mask",
4240 "llvm.x86.avx512.mask.pmov.qw.mem.128" => "__builtin_ia32_pmovqw128mem_mask",
4241 "llvm.x86.avx512.mask.pmov.qw.mem.256" => "__builtin_ia32_pmovqw256mem_mask",
4242 "llvm.x86.avx512.mask.pmov.qw.mem.512" => "__builtin_ia32_pmovqw512mem_mask",
4243 "llvm.x86.avx512.mask.pmov.wb.128" => "__builtin_ia32_pmovwb128_mask",
4244 "llvm.x86.avx512.mask.pmov.wb.256" => "__builtin_ia32_pmovwb256_mask",
4245 "llvm.x86.avx512.mask.pmov.wb.512" => "__builtin_ia32_pmovwb512_mask",
4246 "llvm.x86.avx512.mask.pmov.wb.mem.128" => "__builtin_ia32_pmovwb128mem_mask",
4247 "llvm.x86.avx512.mask.pmov.wb.mem.256" => "__builtin_ia32_pmovwb256mem_mask",
4248 "llvm.x86.avx512.mask.pmov.wb.mem.512" => "__builtin_ia32_pmovwb512mem_mask",
4249 "llvm.x86.avx512.mask.pmovs.db.128" => "__builtin_ia32_pmovsdb128_mask",
4250 "llvm.x86.avx512.mask.pmovs.db.256" => "__builtin_ia32_pmovsdb256_mask",
4251 "llvm.x86.avx512.mask.pmovs.db.512" => "__builtin_ia32_pmovsdb512_mask",
4252 "llvm.x86.avx512.mask.pmovs.db.mem.128" => "__builtin_ia32_pmovsdb128mem_mask",
4253 "llvm.x86.avx512.mask.pmovs.db.mem.256" => "__builtin_ia32_pmovsdb256mem_mask",
4254 "llvm.x86.avx512.mask.pmovs.db.mem.512" => "__builtin_ia32_pmovsdb512mem_mask",
4255 "llvm.x86.avx512.mask.pmovs.dw.128" => "__builtin_ia32_pmovsdw128_mask",
4256 "llvm.x86.avx512.mask.pmovs.dw.256" => "__builtin_ia32_pmovsdw256_mask",
4257 "llvm.x86.avx512.mask.pmovs.dw.512" => "__builtin_ia32_pmovsdw512_mask",
4258 "llvm.x86.avx512.mask.pmovs.dw.mem.128" => "__builtin_ia32_pmovsdw128mem_mask",
4259 "llvm.x86.avx512.mask.pmovs.dw.mem.256" => "__builtin_ia32_pmovsdw256mem_mask",
4260 "llvm.x86.avx512.mask.pmovs.dw.mem.512" => "__builtin_ia32_pmovsdw512mem_mask",
4261 "llvm.x86.avx512.mask.pmovs.qb.128" => "__builtin_ia32_pmovsqb128_mask",
4262 "llvm.x86.avx512.mask.pmovs.qb.256" => "__builtin_ia32_pmovsqb256_mask",
4263 "llvm.x86.avx512.mask.pmovs.qb.512" => "__builtin_ia32_pmovsqb512_mask",
4264 "llvm.x86.avx512.mask.pmovs.qb.mem.128" => "__builtin_ia32_pmovsqb128mem_mask",
4265 "llvm.x86.avx512.mask.pmovs.qb.mem.256" => "__builtin_ia32_pmovsqb256mem_mask",
4266 "llvm.x86.avx512.mask.pmovs.qb.mem.512" => "__builtin_ia32_pmovsqb512mem_mask",
4267 "llvm.x86.avx512.mask.pmovs.qd.128" => "__builtin_ia32_pmovsqd128_mask",
4268 "llvm.x86.avx512.mask.pmovs.qd.256" => "__builtin_ia32_pmovsqd256_mask",
4269 "llvm.x86.avx512.mask.pmovs.qd.512" => "__builtin_ia32_pmovsqd512_mask",
4270 "llvm.x86.avx512.mask.pmovs.qd.mem.128" => "__builtin_ia32_pmovsqd128mem_mask",
4271 "llvm.x86.avx512.mask.pmovs.qd.mem.256" => "__builtin_ia32_pmovsqd256mem_mask",
4272 "llvm.x86.avx512.mask.pmovs.qd.mem.512" => "__builtin_ia32_pmovsqd512mem_mask",
4273 "llvm.x86.avx512.mask.pmovs.qw.128" => "__builtin_ia32_pmovsqw128_mask",
4274 "llvm.x86.avx512.mask.pmovs.qw.256" => "__builtin_ia32_pmovsqw256_mask",
4275 "llvm.x86.avx512.mask.pmovs.qw.512" => "__builtin_ia32_pmovsqw512_mask",
4276 "llvm.x86.avx512.mask.pmovs.qw.mem.128" => "__builtin_ia32_pmovsqw128mem_mask",
4277 "llvm.x86.avx512.mask.pmovs.qw.mem.256" => "__builtin_ia32_pmovsqw256mem_mask",
4278 "llvm.x86.avx512.mask.pmovs.qw.mem.512" => "__builtin_ia32_pmovsqw512mem_mask",
4279 "llvm.x86.avx512.mask.pmovs.wb.128" => "__builtin_ia32_pmovswb128_mask",
4280 "llvm.x86.avx512.mask.pmovs.wb.256" => "__builtin_ia32_pmovswb256_mask",
4281 "llvm.x86.avx512.mask.pmovs.wb.512" => "__builtin_ia32_pmovswb512_mask",
4282 "llvm.x86.avx512.mask.pmovs.wb.mem.128" => "__builtin_ia32_pmovswb128mem_mask",
4283 "llvm.x86.avx512.mask.pmovs.wb.mem.256" => "__builtin_ia32_pmovswb256mem_mask",
4284 "llvm.x86.avx512.mask.pmovs.wb.mem.512" => "__builtin_ia32_pmovswb512mem_mask",
4285 "llvm.x86.avx512.mask.pmovsxb.d.128" => "__builtin_ia32_pmovsxbd128_mask",
4286 "llvm.x86.avx512.mask.pmovsxb.d.256" => "__builtin_ia32_pmovsxbd256_mask",
4287 "llvm.x86.avx512.mask.pmovsxb.d.512" => "__builtin_ia32_pmovsxbd512_mask",
4288 "llvm.x86.avx512.mask.pmovsxb.q.128" => "__builtin_ia32_pmovsxbq128_mask",
4289 "llvm.x86.avx512.mask.pmovsxb.q.256" => "__builtin_ia32_pmovsxbq256_mask",
4290 "llvm.x86.avx512.mask.pmovsxb.q.512" => "__builtin_ia32_pmovsxbq512_mask",
4291 "llvm.x86.avx512.mask.pmovsxb.w.128" => "__builtin_ia32_pmovsxbw128_mask",
4292 "llvm.x86.avx512.mask.pmovsxb.w.256" => "__builtin_ia32_pmovsxbw256_mask",
4293 "llvm.x86.avx512.mask.pmovsxb.w.512" => "__builtin_ia32_pmovsxbw512_mask",
4294 "llvm.x86.avx512.mask.pmovsxd.q.128" => "__builtin_ia32_pmovsxdq128_mask",
4295 "llvm.x86.avx512.mask.pmovsxd.q.256" => "__builtin_ia32_pmovsxdq256_mask",
4296 "llvm.x86.avx512.mask.pmovsxd.q.512" => "__builtin_ia32_pmovsxdq512_mask",
4297 "llvm.x86.avx512.mask.pmovsxw.d.128" => "__builtin_ia32_pmovsxwd128_mask",
4298 "llvm.x86.avx512.mask.pmovsxw.d.256" => "__builtin_ia32_pmovsxwd256_mask",
4299 "llvm.x86.avx512.mask.pmovsxw.d.512" => "__builtin_ia32_pmovsxwd512_mask",
4300 "llvm.x86.avx512.mask.pmovsxw.q.128" => "__builtin_ia32_pmovsxwq128_mask",
4301 "llvm.x86.avx512.mask.pmovsxw.q.256" => "__builtin_ia32_pmovsxwq256_mask",
4302 "llvm.x86.avx512.mask.pmovsxw.q.512" => "__builtin_ia32_pmovsxwq512_mask",
4303 "llvm.x86.avx512.mask.pmovus.db.128" => "__builtin_ia32_pmovusdb128_mask",
4304 "llvm.x86.avx512.mask.pmovus.db.256" => "__builtin_ia32_pmovusdb256_mask",
4305 "llvm.x86.avx512.mask.pmovus.db.512" => "__builtin_ia32_pmovusdb512_mask",
4306 "llvm.x86.avx512.mask.pmovus.db.mem.128" => "__builtin_ia32_pmovusdb128mem_mask",
4307 "llvm.x86.avx512.mask.pmovus.db.mem.256" => "__builtin_ia32_pmovusdb256mem_mask",
4308 "llvm.x86.avx512.mask.pmovus.db.mem.512" => "__builtin_ia32_pmovusdb512mem_mask",
4309 "llvm.x86.avx512.mask.pmovus.dw.128" => "__builtin_ia32_pmovusdw128_mask",
4310 "llvm.x86.avx512.mask.pmovus.dw.256" => "__builtin_ia32_pmovusdw256_mask",
4311 "llvm.x86.avx512.mask.pmovus.dw.512" => "__builtin_ia32_pmovusdw512_mask",
4312 "llvm.x86.avx512.mask.pmovus.dw.mem.128" => "__builtin_ia32_pmovusdw128mem_mask",
4313 "llvm.x86.avx512.mask.pmovus.dw.mem.256" => "__builtin_ia32_pmovusdw256mem_mask",
4314 "llvm.x86.avx512.mask.pmovus.dw.mem.512" => "__builtin_ia32_pmovusdw512mem_mask",
4315 "llvm.x86.avx512.mask.pmovus.qb.128" => "__builtin_ia32_pmovusqb128_mask",
4316 "llvm.x86.avx512.mask.pmovus.qb.256" => "__builtin_ia32_pmovusqb256_mask",
4317 "llvm.x86.avx512.mask.pmovus.qb.512" => "__builtin_ia32_pmovusqb512_mask",
4318 "llvm.x86.avx512.mask.pmovus.qb.mem.128" => "__builtin_ia32_pmovusqb128mem_mask",
4319 "llvm.x86.avx512.mask.pmovus.qb.mem.256" => "__builtin_ia32_pmovusqb256mem_mask",
4320 "llvm.x86.avx512.mask.pmovus.qb.mem.512" => "__builtin_ia32_pmovusqb512mem_mask",
4321 "llvm.x86.avx512.mask.pmovus.qd.128" => "__builtin_ia32_pmovusqd128_mask",
4322 "llvm.x86.avx512.mask.pmovus.qd.256" => "__builtin_ia32_pmovusqd256_mask",
4323 "llvm.x86.avx512.mask.pmovus.qd.512" => "__builtin_ia32_pmovusqd512_mask",
4324 "llvm.x86.avx512.mask.pmovus.qd.mem.128" => "__builtin_ia32_pmovusqd128mem_mask",
4325 "llvm.x86.avx512.mask.pmovus.qd.mem.256" => "__builtin_ia32_pmovusqd256mem_mask",
4326 "llvm.x86.avx512.mask.pmovus.qd.mem.512" => "__builtin_ia32_pmovusqd512mem_mask",
4327 "llvm.x86.avx512.mask.pmovus.qw.128" => "__builtin_ia32_pmovusqw128_mask",
4328 "llvm.x86.avx512.mask.pmovus.qw.256" => "__builtin_ia32_pmovusqw256_mask",
4329 "llvm.x86.avx512.mask.pmovus.qw.512" => "__builtin_ia32_pmovusqw512_mask",
4330 "llvm.x86.avx512.mask.pmovus.qw.mem.128" => "__builtin_ia32_pmovusqw128mem_mask",
4331 "llvm.x86.avx512.mask.pmovus.qw.mem.256" => "__builtin_ia32_pmovusqw256mem_mask",
4332 "llvm.x86.avx512.mask.pmovus.qw.mem.512" => "__builtin_ia32_pmovusqw512mem_mask",
4333 "llvm.x86.avx512.mask.pmovus.wb.128" => "__builtin_ia32_pmovuswb128_mask",
4334 "llvm.x86.avx512.mask.pmovus.wb.256" => "__builtin_ia32_pmovuswb256_mask",
4335 "llvm.x86.avx512.mask.pmovus.wb.512" => "__builtin_ia32_pmovuswb512_mask",
4336 "llvm.x86.avx512.mask.pmovus.wb.mem.128" => "__builtin_ia32_pmovuswb128mem_mask",
4337 "llvm.x86.avx512.mask.pmovus.wb.mem.256" => "__builtin_ia32_pmovuswb256mem_mask",
4338 "llvm.x86.avx512.mask.pmovus.wb.mem.512" => "__builtin_ia32_pmovuswb512mem_mask",
4339 "llvm.x86.avx512.mask.pmovzxb.d.128" => "__builtin_ia32_pmovzxbd128_mask",
4340 "llvm.x86.avx512.mask.pmovzxb.d.256" => "__builtin_ia32_pmovzxbd256_mask",
4341 "llvm.x86.avx512.mask.pmovzxb.d.512" => "__builtin_ia32_pmovzxbd512_mask",
4342 "llvm.x86.avx512.mask.pmovzxb.q.128" => "__builtin_ia32_pmovzxbq128_mask",
4343 "llvm.x86.avx512.mask.pmovzxb.q.256" => "__builtin_ia32_pmovzxbq256_mask",
4344 "llvm.x86.avx512.mask.pmovzxb.q.512" => "__builtin_ia32_pmovzxbq512_mask",
4345 "llvm.x86.avx512.mask.pmovzxb.w.128" => "__builtin_ia32_pmovzxbw128_mask",
4346 "llvm.x86.avx512.mask.pmovzxb.w.256" => "__builtin_ia32_pmovzxbw256_mask",
4347 "llvm.x86.avx512.mask.pmovzxb.w.512" => "__builtin_ia32_pmovzxbw512_mask",
4348 "llvm.x86.avx512.mask.pmovzxd.q.128" => "__builtin_ia32_pmovzxdq128_mask",
4349 "llvm.x86.avx512.mask.pmovzxd.q.256" => "__builtin_ia32_pmovzxdq256_mask",
4350 "llvm.x86.avx512.mask.pmovzxd.q.512" => "__builtin_ia32_pmovzxdq512_mask",
4351 "llvm.x86.avx512.mask.pmovzxw.d.128" => "__builtin_ia32_pmovzxwd128_mask",
4352 "llvm.x86.avx512.mask.pmovzxw.d.256" => "__builtin_ia32_pmovzxwd256_mask",
4353 "llvm.x86.avx512.mask.pmovzxw.d.512" => "__builtin_ia32_pmovzxwd512_mask",
4354 "llvm.x86.avx512.mask.pmovzxw.q.128" => "__builtin_ia32_pmovzxwq128_mask",
4355 "llvm.x86.avx512.mask.pmovzxw.q.256" => "__builtin_ia32_pmovzxwq256_mask",
4356 "llvm.x86.avx512.mask.pmovzxw.q.512" => "__builtin_ia32_pmovzxwq512_mask",
4357 "llvm.x86.avx512.mask.pmul.dq.128" => "__builtin_ia32_pmuldq128_mask",
4358 "llvm.x86.avx512.mask.pmul.dq.256" => "__builtin_ia32_pmuldq256_mask",
4359 "llvm.x86.avx512.mask.pmul.dq.512" => "__builtin_ia32_pmuldq512_mask",
4360 "llvm.x86.avx512.mask.pmul.hr.sw.128" => "__builtin_ia32_pmulhrsw128_mask",
4361 "llvm.x86.avx512.mask.pmul.hr.sw.256" => "__builtin_ia32_pmulhrsw256_mask",
4362 "llvm.x86.avx512.mask.pmul.hr.sw.512" => "__builtin_ia32_pmulhrsw512_mask",
4363 "llvm.x86.avx512.mask.pmulh.w.128" => "__builtin_ia32_pmulhw128_mask",
4364 "llvm.x86.avx512.mask.pmulh.w.256" => "__builtin_ia32_pmulhw256_mask",
4365 "llvm.x86.avx512.mask.pmulh.w.512" => "__builtin_ia32_pmulhw512_mask",
4366 "llvm.x86.avx512.mask.pmulhu.w.128" => "__builtin_ia32_pmulhuw128_mask",
4367 "llvm.x86.avx512.mask.pmulhu.w.256" => "__builtin_ia32_pmulhuw256_mask",
4368 "llvm.x86.avx512.mask.pmulhu.w.512" => "__builtin_ia32_pmulhuw512_mask",
4369 "llvm.x86.avx512.mask.pmull.d.128" => "__builtin_ia32_pmulld128_mask",
4370 "llvm.x86.avx512.mask.pmull.d.256" => "__builtin_ia32_pmulld256_mask",
4371 "llvm.x86.avx512.mask.pmull.d.512" => "__builtin_ia32_pmulld512_mask",
4372 "llvm.x86.avx512.mask.pmull.q.128" => "__builtin_ia32_pmullq128_mask",
4373 "llvm.x86.avx512.mask.pmull.q.256" => "__builtin_ia32_pmullq256_mask",
4374 "llvm.x86.avx512.mask.pmull.q.512" => "__builtin_ia32_pmullq512_mask",
4375 "llvm.x86.avx512.mask.pmull.w.128" => "__builtin_ia32_pmullw128_mask",
4376 "llvm.x86.avx512.mask.pmull.w.256" => "__builtin_ia32_pmullw256_mask",
4377 "llvm.x86.avx512.mask.pmull.w.512" => "__builtin_ia32_pmullw512_mask",
4378 "llvm.x86.avx512.mask.pmultishift.qb.128" => "__builtin_ia32_vpmultishiftqb128_mask",
4379 "llvm.x86.avx512.mask.pmultishift.qb.256" => "__builtin_ia32_vpmultishiftqb256_mask",
4380 "llvm.x86.avx512.mask.pmultishift.qb.512" => "__builtin_ia32_vpmultishiftqb512_mask",
4381 "llvm.x86.avx512.mask.pmulu.dq.128" => "__builtin_ia32_pmuludq128_mask",
4382 "llvm.x86.avx512.mask.pmulu.dq.256" => "__builtin_ia32_pmuludq256_mask",
4383 "llvm.x86.avx512.mask.pmulu.dq.512" => "__builtin_ia32_pmuludq512_mask",
4384 "llvm.x86.avx512.mask.prol.d.128" => "__builtin_ia32_prold128_mask",
4385 "llvm.x86.avx512.mask.prol.d.256" => "__builtin_ia32_prold256_mask",
4386 "llvm.x86.avx512.mask.prol.d.512" => "__builtin_ia32_prold512_mask",
4387 "llvm.x86.avx512.mask.prol.q.128" => "__builtin_ia32_prolq128_mask",
4388 "llvm.x86.avx512.mask.prol.q.256" => "__builtin_ia32_prolq256_mask",
4389 "llvm.x86.avx512.mask.prol.q.512" => "__builtin_ia32_prolq512_mask",
4390 "llvm.x86.avx512.mask.prolv.d.128" => "__builtin_ia32_prolvd128_mask",
4391 "llvm.x86.avx512.mask.prolv.d.256" => "__builtin_ia32_prolvd256_mask",
4392 "llvm.x86.avx512.mask.prolv.d.512" => "__builtin_ia32_prolvd512_mask",
4393 "llvm.x86.avx512.mask.prolv.q.128" => "__builtin_ia32_prolvq128_mask",
4394 "llvm.x86.avx512.mask.prolv.q.256" => "__builtin_ia32_prolvq256_mask",
4395 "llvm.x86.avx512.mask.prolv.q.512" => "__builtin_ia32_prolvq512_mask",
4396 "llvm.x86.avx512.mask.pror.d.128" => "__builtin_ia32_prord128_mask",
4397 "llvm.x86.avx512.mask.pror.d.256" => "__builtin_ia32_prord256_mask",
4398 "llvm.x86.avx512.mask.pror.d.512" => "__builtin_ia32_prord512_mask",
4399 "llvm.x86.avx512.mask.pror.q.128" => "__builtin_ia32_prorq128_mask",
4400 "llvm.x86.avx512.mask.pror.q.256" => "__builtin_ia32_prorq256_mask",
4401 "llvm.x86.avx512.mask.pror.q.512" => "__builtin_ia32_prorq512_mask",
4402 "llvm.x86.avx512.mask.prorv.d.128" => "__builtin_ia32_prorvd128_mask",
4403 "llvm.x86.avx512.mask.prorv.d.256" => "__builtin_ia32_prorvd256_mask",
4404 "llvm.x86.avx512.mask.prorv.d.512" => "__builtin_ia32_prorvd512_mask",
4405 "llvm.x86.avx512.mask.prorv.q.128" => "__builtin_ia32_prorvq128_mask",
4406 "llvm.x86.avx512.mask.prorv.q.256" => "__builtin_ia32_prorvq256_mask",
4407 "llvm.x86.avx512.mask.prorv.q.512" => "__builtin_ia32_prorvq512_mask",
4408 "llvm.x86.avx512.mask.pshuf.b.128" => "__builtin_ia32_pshufb128_mask",
4409 "llvm.x86.avx512.mask.pshuf.b.256" => "__builtin_ia32_pshufb256_mask",
4410 "llvm.x86.avx512.mask.pshuf.b.512" => "__builtin_ia32_pshufb512_mask",
4411 "llvm.x86.avx512.mask.psll.d" => "__builtin_ia32_pslld512_mask",
4412 "llvm.x86.avx512.mask.psll.d.128" => "__builtin_ia32_pslld128_mask",
4413 "llvm.x86.avx512.mask.psll.d.256" => "__builtin_ia32_pslld256_mask",
4414 "llvm.x86.avx512.mask.psll.di.128" => "__builtin_ia32_pslldi128_mask",
4415 "llvm.x86.avx512.mask.psll.di.256" => "__builtin_ia32_pslldi256_mask",
4416 "llvm.x86.avx512.mask.psll.di.512" => "__builtin_ia32_pslldi512_mask",
4417 "llvm.x86.avx512.mask.psll.q" => "__builtin_ia32_psllq512_mask",
4418 "llvm.x86.avx512.mask.psll.q.128" => "__builtin_ia32_psllq128_mask",
4419 "llvm.x86.avx512.mask.psll.q.256" => "__builtin_ia32_psllq256_mask",
4420 "llvm.x86.avx512.mask.psll.qi.128" => "__builtin_ia32_psllqi128_mask",
4421 "llvm.x86.avx512.mask.psll.qi.256" => "__builtin_ia32_psllqi256_mask",
4422 "llvm.x86.avx512.mask.psll.qi.512" => "__builtin_ia32_psllqi512_mask",
4423 "llvm.x86.avx512.mask.psll.w.128" => "__builtin_ia32_psllw128_mask",
4424 "llvm.x86.avx512.mask.psll.w.256" => "__builtin_ia32_psllw256_mask",
4425 "llvm.x86.avx512.mask.psll.w.512" => "__builtin_ia32_psllw512_mask",
4426 "llvm.x86.avx512.mask.psll.wi.128" => "__builtin_ia32_psllwi128_mask",
4427 "llvm.x86.avx512.mask.psll.wi.256" => "__builtin_ia32_psllwi256_mask",
4428 "llvm.x86.avx512.mask.psll.wi.512" => "__builtin_ia32_psllwi512_mask",
4429 "llvm.x86.avx512.mask.psllv.d" => "__builtin_ia32_psllv16si_mask",
4430 "llvm.x86.avx512.mask.psllv.q" => "__builtin_ia32_psllv8di_mask",
4431 "llvm.x86.avx512.mask.psllv16.hi" => "__builtin_ia32_psllv16hi_mask",
4432 "llvm.x86.avx512.mask.psllv2.di" => "__builtin_ia32_psllv2di_mask",
4433 "llvm.x86.avx512.mask.psllv32hi" => "__builtin_ia32_psllv32hi_mask",
4434 "llvm.x86.avx512.mask.psllv4.di" => "__builtin_ia32_psllv4di_mask",
4435 "llvm.x86.avx512.mask.psllv4.si" => "__builtin_ia32_psllv4si_mask",
4436 "llvm.x86.avx512.mask.psllv8.hi" => "__builtin_ia32_psllv8hi_mask",
4437 "llvm.x86.avx512.mask.psllv8.si" => "__builtin_ia32_psllv8si_mask",
4438 "llvm.x86.avx512.mask.psra.d" => "__builtin_ia32_psrad512_mask",
4439 "llvm.x86.avx512.mask.psra.d.128" => "__builtin_ia32_psrad128_mask",
4440 "llvm.x86.avx512.mask.psra.d.256" => "__builtin_ia32_psrad256_mask",
4441 "llvm.x86.avx512.mask.psra.di.128" => "__builtin_ia32_psradi128_mask",
4442 "llvm.x86.avx512.mask.psra.di.256" => "__builtin_ia32_psradi256_mask",
4443 "llvm.x86.avx512.mask.psra.di.512" => "__builtin_ia32_psradi512_mask",
4444 "llvm.x86.avx512.mask.psra.q" => "__builtin_ia32_psraq512_mask",
4445 "llvm.x86.avx512.mask.psra.q.128" => "__builtin_ia32_psraq128_mask",
4446 "llvm.x86.avx512.mask.psra.q.256" => "__builtin_ia32_psraq256_mask",
4447 "llvm.x86.avx512.mask.psra.qi.128" => "__builtin_ia32_psraqi128_mask",
4448 "llvm.x86.avx512.mask.psra.qi.256" => "__builtin_ia32_psraqi256_mask",
4449 "llvm.x86.avx512.mask.psra.qi.512" => "__builtin_ia32_psraqi512_mask",
4450 "llvm.x86.avx512.mask.psra.w.128" => "__builtin_ia32_psraw128_mask",
4451 "llvm.x86.avx512.mask.psra.w.256" => "__builtin_ia32_psraw256_mask",
4452 "llvm.x86.avx512.mask.psra.w.512" => "__builtin_ia32_psraw512_mask",
4453 "llvm.x86.avx512.mask.psra.wi.128" => "__builtin_ia32_psrawi128_mask",
4454 "llvm.x86.avx512.mask.psra.wi.256" => "__builtin_ia32_psrawi256_mask",
4455 "llvm.x86.avx512.mask.psra.wi.512" => "__builtin_ia32_psrawi512_mask",
4456 "llvm.x86.avx512.mask.psrav.d" => "__builtin_ia32_psrav16si_mask",
4457 "llvm.x86.avx512.mask.psrav.q" => "__builtin_ia32_psrav8di_mask",
4458 "llvm.x86.avx512.mask.psrav.q.128" => "__builtin_ia32_psravq128_mask",
4459 "llvm.x86.avx512.mask.psrav.q.256" => "__builtin_ia32_psravq256_mask",
4460 "llvm.x86.avx512.mask.psrav16.hi" => "__builtin_ia32_psrav16hi_mask",
4461 "llvm.x86.avx512.mask.psrav32.hi" => "__builtin_ia32_psrav32hi_mask",
4462 "llvm.x86.avx512.mask.psrav4.si" => "__builtin_ia32_psrav4si_mask",
4463 "llvm.x86.avx512.mask.psrav8.hi" => "__builtin_ia32_psrav8hi_mask",
4464 "llvm.x86.avx512.mask.psrav8.si" => "__builtin_ia32_psrav8si_mask",
4465 "llvm.x86.avx512.mask.psrl.d" => "__builtin_ia32_psrld512_mask",
4466 "llvm.x86.avx512.mask.psrl.d.128" => "__builtin_ia32_psrld128_mask",
4467 "llvm.x86.avx512.mask.psrl.d.256" => "__builtin_ia32_psrld256_mask",
4468 "llvm.x86.avx512.mask.psrl.di.128" => "__builtin_ia32_psrldi128_mask",
4469 "llvm.x86.avx512.mask.psrl.di.256" => "__builtin_ia32_psrldi256_mask",
4470 "llvm.x86.avx512.mask.psrl.di.512" => "__builtin_ia32_psrldi512_mask",
4471 "llvm.x86.avx512.mask.psrl.q" => "__builtin_ia32_psrlq512_mask",
4472 "llvm.x86.avx512.mask.psrl.q.128" => "__builtin_ia32_psrlq128_mask",
4473 "llvm.x86.avx512.mask.psrl.q.256" => "__builtin_ia32_psrlq256_mask",
4474 "llvm.x86.avx512.mask.psrl.qi.128" => "__builtin_ia32_psrlqi128_mask",
4475 "llvm.x86.avx512.mask.psrl.qi.256" => "__builtin_ia32_psrlqi256_mask",
4476 "llvm.x86.avx512.mask.psrl.qi.512" => "__builtin_ia32_psrlqi512_mask",
4477 "llvm.x86.avx512.mask.psrl.w.128" => "__builtin_ia32_psrlw128_mask",
4478 "llvm.x86.avx512.mask.psrl.w.256" => "__builtin_ia32_psrlw256_mask",
4479 "llvm.x86.avx512.mask.psrl.w.512" => "__builtin_ia32_psrlw512_mask",
4480 "llvm.x86.avx512.mask.psrl.wi.128" => "__builtin_ia32_psrlwi128_mask",
4481 "llvm.x86.avx512.mask.psrl.wi.256" => "__builtin_ia32_psrlwi256_mask",
4482 "llvm.x86.avx512.mask.psrl.wi.512" => "__builtin_ia32_psrlwi512_mask",
4483 "llvm.x86.avx512.mask.psrlv.d" => "__builtin_ia32_psrlv16si_mask",
4484 "llvm.x86.avx512.mask.psrlv.q" => "__builtin_ia32_psrlv8di_mask",
4485 "llvm.x86.avx512.mask.psrlv16.hi" => "__builtin_ia32_psrlv16hi_mask",
4486 "llvm.x86.avx512.mask.psrlv2.di" => "__builtin_ia32_psrlv2di_mask",
4487 "llvm.x86.avx512.mask.psrlv32hi" => "__builtin_ia32_psrlv32hi_mask",
4488 "llvm.x86.avx512.mask.psrlv4.di" => "__builtin_ia32_psrlv4di_mask",
4489 "llvm.x86.avx512.mask.psrlv4.si" => "__builtin_ia32_psrlv4si_mask",
4490 "llvm.x86.avx512.mask.psrlv8.hi" => "__builtin_ia32_psrlv8hi_mask",
4491 "llvm.x86.avx512.mask.psrlv8.si" => "__builtin_ia32_psrlv8si_mask",
4492 "llvm.x86.avx512.mask.psub.b.128" => "__builtin_ia32_psubb128_mask",
4493 "llvm.x86.avx512.mask.psub.b.256" => "__builtin_ia32_psubb256_mask",
4494 "llvm.x86.avx512.mask.psub.b.512" => "__builtin_ia32_psubb512_mask",
4495 "llvm.x86.avx512.mask.psub.d.128" => "__builtin_ia32_psubd128_mask",
4496 "llvm.x86.avx512.mask.psub.d.256" => "__builtin_ia32_psubd256_mask",
4497 "llvm.x86.avx512.mask.psub.d.512" => "__builtin_ia32_psubd512_mask",
4498 "llvm.x86.avx512.mask.psub.q.128" => "__builtin_ia32_psubq128_mask",
4499 "llvm.x86.avx512.mask.psub.q.256" => "__builtin_ia32_psubq256_mask",
4500 "llvm.x86.avx512.mask.psub.q.512" => "__builtin_ia32_psubq512_mask",
4501 "llvm.x86.avx512.mask.psub.w.128" => "__builtin_ia32_psubw128_mask",
4502 "llvm.x86.avx512.mask.psub.w.256" => "__builtin_ia32_psubw256_mask",
4503 "llvm.x86.avx512.mask.psub.w.512" => "__builtin_ia32_psubw512_mask",
4504 "llvm.x86.avx512.mask.psubs.b.128" => "__builtin_ia32_psubsb128_mask",
4505 "llvm.x86.avx512.mask.psubs.b.256" => "__builtin_ia32_psubsb256_mask",
4506 "llvm.x86.avx512.mask.psubs.b.512" => "__builtin_ia32_psubsb512_mask",
4507 "llvm.x86.avx512.mask.psubs.w.128" => "__builtin_ia32_psubsw128_mask",
4508 "llvm.x86.avx512.mask.psubs.w.256" => "__builtin_ia32_psubsw256_mask",
4509 "llvm.x86.avx512.mask.psubs.w.512" => "__builtin_ia32_psubsw512_mask",
4510 "llvm.x86.avx512.mask.psubus.b.128" => "__builtin_ia32_psubusb128_mask",
4511 "llvm.x86.avx512.mask.psubus.b.256" => "__builtin_ia32_psubusb256_mask",
4512 "llvm.x86.avx512.mask.psubus.b.512" => "__builtin_ia32_psubusb512_mask",
4513 "llvm.x86.avx512.mask.psubus.w.128" => "__builtin_ia32_psubusw128_mask",
4514 "llvm.x86.avx512.mask.psubus.w.256" => "__builtin_ia32_psubusw256_mask",
4515 "llvm.x86.avx512.mask.psubus.w.512" => "__builtin_ia32_psubusw512_mask",
4516 "llvm.x86.avx512.mask.pternlog.d.128" => "__builtin_ia32_pternlogd128_mask",
4517 "llvm.x86.avx512.mask.pternlog.d.256" => "__builtin_ia32_pternlogd256_mask",
4518 "llvm.x86.avx512.mask.pternlog.d.512" => "__builtin_ia32_pternlogd512_mask",
4519 "llvm.x86.avx512.mask.pternlog.q.128" => "__builtin_ia32_pternlogq128_mask",
4520 "llvm.x86.avx512.mask.pternlog.q.256" => "__builtin_ia32_pternlogq256_mask",
4521 "llvm.x86.avx512.mask.pternlog.q.512" => "__builtin_ia32_pternlogq512_mask",
4522 "llvm.x86.avx512.mask.ptestm.d.512" => "__builtin_ia32_ptestmd512",
4523 "llvm.x86.avx512.mask.ptestm.q.512" => "__builtin_ia32_ptestmq512",
4524 "llvm.x86.avx512.mask.range.pd.128" => "__builtin_ia32_rangepd128_mask",
4525 "llvm.x86.avx512.mask.range.pd.256" => "__builtin_ia32_rangepd256_mask",
4526 "llvm.x86.avx512.mask.range.pd.512" => "__builtin_ia32_rangepd512_mask",
4527 "llvm.x86.avx512.mask.range.ps.128" => "__builtin_ia32_rangeps128_mask",
4528 "llvm.x86.avx512.mask.range.ps.256" => "__builtin_ia32_rangeps256_mask",
4529 "llvm.x86.avx512.mask.range.ps.512" => "__builtin_ia32_rangeps512_mask",
4530 "llvm.x86.avx512.mask.range.sd" => "__builtin_ia32_rangesd128_round_mask",
4531 "llvm.x86.avx512.mask.range.ss" => "__builtin_ia32_rangess128_round_mask",
4532 "llvm.x86.avx512.mask.reduce.pd.128" => "__builtin_ia32_reducepd128_mask",
4533 "llvm.x86.avx512.mask.reduce.pd.256" => "__builtin_ia32_reducepd256_mask",
4534 "llvm.x86.avx512.mask.reduce.pd.512" => "__builtin_ia32_reducepd512_mask",
4535 "llvm.x86.avx512.mask.reduce.ps.128" => "__builtin_ia32_reduceps128_mask",
4536 "llvm.x86.avx512.mask.reduce.ps.256" => "__builtin_ia32_reduceps256_mask",
4537 "llvm.x86.avx512.mask.reduce.ps.512" => "__builtin_ia32_reduceps512_mask",
4538 "llvm.x86.avx512.mask.reduce.sd" => "__builtin_ia32_reducesd_mask",
4539 "llvm.x86.avx512.mask.reduce.ss" => "__builtin_ia32_reducess_mask",
4540 "llvm.x86.avx512.mask.rndscale.pd.128" => "__builtin_ia32_rndscalepd_128_mask",
4541 "llvm.x86.avx512.mask.rndscale.pd.256" => "__builtin_ia32_rndscalepd_256_mask",
4542 "llvm.x86.avx512.mask.rndscale.pd.512" => "__builtin_ia32_rndscalepd_mask",
4543 "llvm.x86.avx512.mask.rndscale.ps.128" => "__builtin_ia32_rndscaleps_128_mask",
4544 "llvm.x86.avx512.mask.rndscale.ps.256" => "__builtin_ia32_rndscaleps_256_mask",
4545 "llvm.x86.avx512.mask.rndscale.ps.512" => "__builtin_ia32_rndscaleps_mask",
4546 "llvm.x86.avx512.mask.rndscale.sd" => "__builtin_ia32_rndscalesd_round_mask",
4547 "llvm.x86.avx512.mask.rndscale.ss" => "__builtin_ia32_rndscaless_round_mask",
4548 "llvm.x86.avx512.mask.scalef.pd.128" => "__builtin_ia32_scalefpd128_mask",
4549 "llvm.x86.avx512.mask.scalef.pd.256" => "__builtin_ia32_scalefpd256_mask",
4550 "llvm.x86.avx512.mask.scalef.pd.512" => "__builtin_ia32_scalefpd512_mask",
4551 "llvm.x86.avx512.mask.scalef.ps.128" => "__builtin_ia32_scalefps128_mask",
4552 "llvm.x86.avx512.mask.scalef.ps.256" => "__builtin_ia32_scalefps256_mask",
4553 "llvm.x86.avx512.mask.scalef.ps.512" => "__builtin_ia32_scalefps512_mask",
4554 "llvm.x86.avx512.mask.scalef.sd" => "__builtin_ia32_scalefsd_round_mask",
4555 "llvm.x86.avx512.mask.scalef.ss" => "__builtin_ia32_scalefss_round_mask",
4556 "llvm.x86.avx512.mask.shuf.f32x4" => "__builtin_ia32_shuf_f32x4_mask",
4557 "llvm.x86.avx512.mask.shuf.f32x4.256" => "__builtin_ia32_shuf_f32x4_256_mask",
4558 "llvm.x86.avx512.mask.shuf.f64x2" => "__builtin_ia32_shuf_f64x2_mask",
4559 "llvm.x86.avx512.mask.shuf.f64x2.256" => "__builtin_ia32_shuf_f64x2_256_mask",
4560 "llvm.x86.avx512.mask.shuf.i32x4" => "__builtin_ia32_shuf_i32x4_mask",
4561 "llvm.x86.avx512.mask.shuf.i32x4.256" => "__builtin_ia32_shuf_i32x4_256_mask",
4562 "llvm.x86.avx512.mask.shuf.i64x2" => "__builtin_ia32_shuf_i64x2_mask",
4563 "llvm.x86.avx512.mask.shuf.i64x2.256" => "__builtin_ia32_shuf_i64x2_256_mask",
4564 "llvm.x86.avx512.mask.shuf.pd.128" => "__builtin_ia32_shufpd128_mask",
4565 "llvm.x86.avx512.mask.shuf.pd.256" => "__builtin_ia32_shufpd256_mask",
4566 "llvm.x86.avx512.mask.shuf.pd.512" => "__builtin_ia32_shufpd512_mask",
4567 "llvm.x86.avx512.mask.shuf.ps.128" => "__builtin_ia32_shufps128_mask",
4568 "llvm.x86.avx512.mask.shuf.ps.256" => "__builtin_ia32_shufps256_mask",
4569 "llvm.x86.avx512.mask.shuf.ps.512" => "__builtin_ia32_shufps512_mask",
4570 "llvm.x86.avx512.mask.sqrt.pd.128" => "__builtin_ia32_sqrtpd128_mask",
4571 "llvm.x86.avx512.mask.sqrt.pd.256" => "__builtin_ia32_sqrtpd256_mask",
4572 "llvm.x86.avx512.mask.sqrt.pd.512" => "__builtin_ia32_sqrtpd512_mask",
4573 "llvm.x86.avx512.mask.sqrt.ps.128" => "__builtin_ia32_sqrtps128_mask",
4574 "llvm.x86.avx512.mask.sqrt.ps.256" => "__builtin_ia32_sqrtps256_mask",
4575 "llvm.x86.avx512.mask.sqrt.ps.512" => "__builtin_ia32_sqrtps512_mask",
4576 "llvm.x86.avx512.mask.sqrt.sd" => "__builtin_ia32_sqrtsd_round_mask",
4577 "llvm.x86.avx512.mask.sqrt.ss" => "__builtin_ia32_sqrtss_round_mask",
4578 "llvm.x86.avx512.mask.store.ss" => "__builtin_ia32_storess_mask",
4579 "llvm.x86.avx512.mask.storeu.d.512" => "__builtin_ia32_storedqusi512_mask",
4580 "llvm.x86.avx512.mask.storeu.pd.512" => "__builtin_ia32_storeupd512_mask",
4581 "llvm.x86.avx512.mask.storeu.ps.512" => "__builtin_ia32_storeups512_mask",
4582 "llvm.x86.avx512.mask.storeu.q.512" => "__builtin_ia32_storedqudi512_mask",
4583 "llvm.x86.avx512.mask.sub.pd.128" => "__builtin_ia32_subpd128_mask",
4584 "llvm.x86.avx512.mask.sub.pd.256" => "__builtin_ia32_subpd256_mask",
4585 "llvm.x86.avx512.mask.sub.pd.512" => "__builtin_ia32_subpd512_mask",
4586 "llvm.x86.avx512.mask.sub.ps.128" => "__builtin_ia32_subps128_mask",
4587 "llvm.x86.avx512.mask.sub.ps.256" => "__builtin_ia32_subps256_mask",
4588 "llvm.x86.avx512.mask.sub.ps.512" => "__builtin_ia32_subps512_mask",
4589 "llvm.x86.avx512.mask.sub.sd.round" => "__builtin_ia32_subsd_round_mask",
4590 "llvm.x86.avx512.mask.sub.ss.round" => "__builtin_ia32_subss_round_mask",
4591 "llvm.x86.avx512.mask.valign.d.128" => "__builtin_ia32_alignd128_mask",
4592 "llvm.x86.avx512.mask.valign.d.256" => "__builtin_ia32_alignd256_mask",
4593 "llvm.x86.avx512.mask.valign.d.512" => "__builtin_ia32_alignd512_mask",
4594 "llvm.x86.avx512.mask.valign.q.128" => "__builtin_ia32_alignq128_mask",
4595 "llvm.x86.avx512.mask.valign.q.256" => "__builtin_ia32_alignq256_mask",
4596 "llvm.x86.avx512.mask.valign.q.512" => "__builtin_ia32_alignq512_mask",
4597 "llvm.x86.avx512.mask.vcvtph2ps.128" => "__builtin_ia32_vcvtph2ps_mask",
4598 "llvm.x86.avx512.mask.vcvtph2ps.256" => "__builtin_ia32_vcvtph2ps256_mask",
4599 "llvm.x86.avx512.mask.vcvtph2ps.512" => "__builtin_ia32_vcvtph2ps512_mask",
4600 "llvm.x86.avx512.mask.vcvtps2ph.128" => "__builtin_ia32_vcvtps2ph_mask",
4601 "llvm.x86.avx512.mask.vcvtps2ph.256" => "__builtin_ia32_vcvtps2ph256_mask",
4602 "llvm.x86.avx512.mask.vcvtps2ph.512" => "__builtin_ia32_vcvtps2ph512_mask",
4603 "llvm.x86.avx512.mask.vextractf32x4.256" => "__builtin_ia32_extractf32x4_256_mask",
4604 "llvm.x86.avx512.mask.vextractf32x4.512" => "__builtin_ia32_extractf32x4_mask",
4605 "llvm.x86.avx512.mask.vextractf32x8.512" => "__builtin_ia32_extractf32x8_mask",
4606 "llvm.x86.avx512.mask.vextractf64x2.256" => "__builtin_ia32_extractf64x2_256_mask",
4607 "llvm.x86.avx512.mask.vextractf64x2.512" => "__builtin_ia32_extractf64x2_512_mask",
4608 "llvm.x86.avx512.mask.vextractf64x4.512" => "__builtin_ia32_extractf64x4_mask",
4609 "llvm.x86.avx512.mask.vextracti32x4.256" => "__builtin_ia32_extracti32x4_256_mask",
4610 "llvm.x86.avx512.mask.vextracti32x4.512" => "__builtin_ia32_extracti32x4_mask",
4611 "llvm.x86.avx512.mask.vextracti32x8.512" => "__builtin_ia32_extracti32x8_mask",
4612 "llvm.x86.avx512.mask.vextracti64x2.256" => "__builtin_ia32_extracti64x2_256_mask",
4613 "llvm.x86.avx512.mask.vextracti64x2.512" => "__builtin_ia32_extracti64x2_512_mask",
4614 "llvm.x86.avx512.mask.vextracti64x4.512" => "__builtin_ia32_extracti64x4_mask",
4615 "llvm.x86.avx512.mask.vfmadd.pd.128" => "__builtin_ia32_vfmaddpd128_mask",
4616 "llvm.x86.avx512.mask.vfmadd.pd.256" => "__builtin_ia32_vfmaddpd256_mask",
4617 "llvm.x86.avx512.mask.vfmadd.pd.512" => "__builtin_ia32_vfmaddpd512_mask",
4618 "llvm.x86.avx512.mask.vfmadd.ps.128" => "__builtin_ia32_vfmaddps128_mask",
4619 "llvm.x86.avx512.mask.vfmadd.ps.256" => "__builtin_ia32_vfmaddps256_mask",
4620 "llvm.x86.avx512.mask.vfmadd.ps.512" => "__builtin_ia32_vfmaddps512_mask",
4621 "llvm.x86.avx512.mask.vfmadd.sd" => "__builtin_ia32_vfmaddsd3_mask",
4622 "llvm.x86.avx512.mask.vfmadd.ss" => "__builtin_ia32_vfmaddss3_mask",
4623 "llvm.x86.avx512.mask.vfmaddsub.pd.128" => "__builtin_ia32_vfmaddsubpd128_mask",
4624 "llvm.x86.avx512.mask.vfmaddsub.pd.256" => "__builtin_ia32_vfmaddsubpd256_mask",
4625 "llvm.x86.avx512.mask.vfmaddsub.pd.512" => "__builtin_ia32_vfmaddsubpd512_mask",
4626 "llvm.x86.avx512.mask.vfmaddsub.ps.128" => "__builtin_ia32_vfmaddsubps128_mask",
4627 "llvm.x86.avx512.mask.vfmaddsub.ps.256" => "__builtin_ia32_vfmaddsubps256_mask",
4628 "llvm.x86.avx512.mask.vfmaddsub.ps.512" => "__builtin_ia32_vfmaddsubps512_mask",
4629 "llvm.x86.avx512.mask.vfnmadd.pd.128" => "__builtin_ia32_vfnmaddpd128_mask",
4630 "llvm.x86.avx512.mask.vfnmadd.pd.256" => "__builtin_ia32_vfnmaddpd256_mask",
4631 "llvm.x86.avx512.mask.vfnmadd.pd.512" => "__builtin_ia32_vfnmaddpd512_mask",
4632 "llvm.x86.avx512.mask.vfnmadd.ps.128" => "__builtin_ia32_vfnmaddps128_mask",
4633 "llvm.x86.avx512.mask.vfnmadd.ps.256" => "__builtin_ia32_vfnmaddps256_mask",
4634 "llvm.x86.avx512.mask.vfnmadd.ps.512" => "__builtin_ia32_vfnmaddps512_mask",
4635 "llvm.x86.avx512.mask.vfnmsub.pd.128" => "__builtin_ia32_vfnmsubpd128_mask",
4636 "llvm.x86.avx512.mask.vfnmsub.pd.256" => "__builtin_ia32_vfnmsubpd256_mask",
4637 "llvm.x86.avx512.mask.vfnmsub.pd.512" => "__builtin_ia32_vfnmsubpd512_mask",
4638 "llvm.x86.avx512.mask.vfnmsub.ps.128" => "__builtin_ia32_vfnmsubps128_mask",
4639 "llvm.x86.avx512.mask.vfnmsub.ps.256" => "__builtin_ia32_vfnmsubps256_mask",
4640 "llvm.x86.avx512.mask.vfnmsub.ps.512" => "__builtin_ia32_vfnmsubps512_mask",
4641 "llvm.x86.avx512.mask.vpermi2var.d.128" => "__builtin_ia32_vpermi2vard128_mask",
4642 "llvm.x86.avx512.mask.vpermi2var.d.256" => "__builtin_ia32_vpermi2vard256_mask",
4643 "llvm.x86.avx512.mask.vpermi2var.d.512" => "__builtin_ia32_vpermi2vard512_mask",
4644 "llvm.x86.avx512.mask.vpermi2var.hi.128" => "__builtin_ia32_vpermi2varhi128_mask",
4645 "llvm.x86.avx512.mask.vpermi2var.hi.256" => "__builtin_ia32_vpermi2varhi256_mask",
4646 "llvm.x86.avx512.mask.vpermi2var.hi.512" => "__builtin_ia32_vpermi2varhi512_mask",
4647 "llvm.x86.avx512.mask.vpermi2var.pd.128" => "__builtin_ia32_vpermi2varpd128_mask",
4648 "llvm.x86.avx512.mask.vpermi2var.pd.256" => "__builtin_ia32_vpermi2varpd256_mask",
4649 "llvm.x86.avx512.mask.vpermi2var.pd.512" => "__builtin_ia32_vpermi2varpd512_mask",
4650 "llvm.x86.avx512.mask.vpermi2var.ps.128" => "__builtin_ia32_vpermi2varps128_mask",
4651 "llvm.x86.avx512.mask.vpermi2var.ps.256" => "__builtin_ia32_vpermi2varps256_mask",
4652 "llvm.x86.avx512.mask.vpermi2var.ps.512" => "__builtin_ia32_vpermi2varps512_mask",
4653 "llvm.x86.avx512.mask.vpermi2var.q.128" => "__builtin_ia32_vpermi2varq128_mask",
4654 "llvm.x86.avx512.mask.vpermi2var.q.256" => "__builtin_ia32_vpermi2varq256_mask",
4655 "llvm.x86.avx512.mask.vpermi2var.q.512" => "__builtin_ia32_vpermi2varq512_mask",
4656 "llvm.x86.avx512.mask.vpermi2var.qi.128" => "__builtin_ia32_vpermi2varqi128_mask",
4657 "llvm.x86.avx512.mask.vpermi2var.qi.256" => "__builtin_ia32_vpermi2varqi256_mask",
4658 "llvm.x86.avx512.mask.vpermi2var.qi.512" => "__builtin_ia32_vpermi2varqi512_mask",
4659 "llvm.x86.avx512.mask.vpermilvar.pd.128" => "__builtin_ia32_vpermilvarpd_mask",
4660 "llvm.x86.avx512.mask.vpermilvar.pd.256" => "__builtin_ia32_vpermilvarpd256_mask",
4661 "llvm.x86.avx512.mask.vpermilvar.pd.512" => "__builtin_ia32_vpermilvarpd512_mask",
4662 "llvm.x86.avx512.mask.vpermilvar.ps.128" => "__builtin_ia32_vpermilvarps_mask",
4663 "llvm.x86.avx512.mask.vpermilvar.ps.256" => "__builtin_ia32_vpermilvarps256_mask",
4664 "llvm.x86.avx512.mask.vpermilvar.ps.512" => "__builtin_ia32_vpermilvarps512_mask",
4665 "llvm.x86.avx512.mask.vpermt.d.512" => "__builtin_ia32_vpermt2vard512_mask",
4666 "llvm.x86.avx512.mask.vpermt.pd.512" => "__builtin_ia32_vpermt2varpd512_mask",
4667 "llvm.x86.avx512.mask.vpermt.ps.512" => "__builtin_ia32_vpermt2varps512_mask",
4668 "llvm.x86.avx512.mask.vpermt.q.512" => "__builtin_ia32_vpermt2varq512_mask",
4669 "llvm.x86.avx512.mask.vpermt2var.d.128" => "__builtin_ia32_vpermt2vard128_mask",
4670 "llvm.x86.avx512.mask.vpermt2var.d.256" => "__builtin_ia32_vpermt2vard256_mask",
4671 "llvm.x86.avx512.mask.vpermt2var.d.512" => "__builtin_ia32_vpermt2vard512_mask",
4672 "llvm.x86.avx512.mask.vpermt2var.hi.128" => "__builtin_ia32_vpermt2varhi128_mask",
4673 "llvm.x86.avx512.mask.vpermt2var.hi.256" => "__builtin_ia32_vpermt2varhi256_mask",
4674 "llvm.x86.avx512.mask.vpermt2var.hi.512" => "__builtin_ia32_vpermt2varhi512_mask",
4675 "llvm.x86.avx512.mask.vpermt2var.pd.128" => "__builtin_ia32_vpermt2varpd128_mask",
4676 "llvm.x86.avx512.mask.vpermt2var.pd.256" => "__builtin_ia32_vpermt2varpd256_mask",
4677 "llvm.x86.avx512.mask.vpermt2var.pd.512" => "__builtin_ia32_vpermt2varpd512_mask",
4678 "llvm.x86.avx512.mask.vpermt2var.ps.128" => "__builtin_ia32_vpermt2varps128_mask",
4679 "llvm.x86.avx512.mask.vpermt2var.ps.256" => "__builtin_ia32_vpermt2varps256_mask",
4680 "llvm.x86.avx512.mask.vpermt2var.ps.512" => "__builtin_ia32_vpermt2varps512_mask",
4681 "llvm.x86.avx512.mask.vpermt2var.q.128" => "__builtin_ia32_vpermt2varq128_mask",
4682 "llvm.x86.avx512.mask.vpermt2var.q.256" => "__builtin_ia32_vpermt2varq256_mask",
4683 "llvm.x86.avx512.mask.vpermt2var.q.512" => "__builtin_ia32_vpermt2varq512_mask",
4684 "llvm.x86.avx512.mask.vpermt2var.qi.128" => "__builtin_ia32_vpermt2varqi128_mask",
4685 "llvm.x86.avx512.mask.vpermt2var.qi.256" => "__builtin_ia32_vpermt2varqi256_mask",
4686 "llvm.x86.avx512.mask.vpermt2var.qi.512" => "__builtin_ia32_vpermt2varqi512_mask",
4687 "llvm.x86.avx512.mask.vpmadd52h.uq.128" => "__builtin_ia32_vpmadd52huq128_mask",
4688 "llvm.x86.avx512.mask.vpmadd52h.uq.256" => "__builtin_ia32_vpmadd52huq256_mask",
4689 "llvm.x86.avx512.mask.vpmadd52h.uq.512" => "__builtin_ia32_vpmadd52huq512_mask",
4690 "llvm.x86.avx512.mask.vpmadd52l.uq.128" => "__builtin_ia32_vpmadd52luq128_mask",
4691 "llvm.x86.avx512.mask.vpmadd52l.uq.256" => "__builtin_ia32_vpmadd52luq256_mask",
4692 "llvm.x86.avx512.mask.vpmadd52l.uq.512" => "__builtin_ia32_vpmadd52luq512_mask",
4693 "llvm.x86.avx512.mask.xor.pd.128" => "__builtin_ia32_xorpd128_mask",
4694 "llvm.x86.avx512.mask.xor.pd.256" => "__builtin_ia32_xorpd256_mask",
4695 "llvm.x86.avx512.mask.xor.pd.512" => "__builtin_ia32_xorpd512_mask",
4696 "llvm.x86.avx512.mask.xor.ps.128" => "__builtin_ia32_xorps128_mask",
4697 "llvm.x86.avx512.mask.xor.ps.256" => "__builtin_ia32_xorps256_mask",
4698 "llvm.x86.avx512.mask.xor.ps.512" => "__builtin_ia32_xorps512_mask",
4699 "llvm.x86.avx512.mask3.vfmadd.pd.128" => "__builtin_ia32_vfmaddpd128_mask3",
4700 "llvm.x86.avx512.mask3.vfmadd.pd.256" => "__builtin_ia32_vfmaddpd256_mask3",
4701 "llvm.x86.avx512.mask3.vfmadd.pd.512" => "__builtin_ia32_vfmaddpd512_mask3",
4702 "llvm.x86.avx512.mask3.vfmadd.ps.128" => "__builtin_ia32_vfmaddps128_mask3",
4703 "llvm.x86.avx512.mask3.vfmadd.ps.256" => "__builtin_ia32_vfmaddps256_mask3",
4704 "llvm.x86.avx512.mask3.vfmadd.ps.512" => "__builtin_ia32_vfmaddps512_mask3",
4705 "llvm.x86.avx512.mask3.vfmadd.sd" => "__builtin_ia32_vfmaddsd3_mask3",
4706 "llvm.x86.avx512.mask3.vfmadd.ss" => "__builtin_ia32_vfmaddss3_mask3",
4707 "llvm.x86.avx512.mask3.vfmaddsub.pd.128" => "__builtin_ia32_vfmaddsubpd128_mask3",
4708 "llvm.x86.avx512.mask3.vfmaddsub.pd.256" => "__builtin_ia32_vfmaddsubpd256_mask3",
4709 "llvm.x86.avx512.mask3.vfmaddsub.pd.512" => "__builtin_ia32_vfmaddsubpd512_mask3",
4710 "llvm.x86.avx512.mask3.vfmaddsub.ps.128" => "__builtin_ia32_vfmaddsubps128_mask3",
4711 "llvm.x86.avx512.mask3.vfmaddsub.ps.256" => "__builtin_ia32_vfmaddsubps256_mask3",
4712 "llvm.x86.avx512.mask3.vfmaddsub.ps.512" => "__builtin_ia32_vfmaddsubps512_mask3",
4713 "llvm.x86.avx512.mask3.vfmsub.pd.128" => "__builtin_ia32_vfmsubpd128_mask3",
4714 "llvm.x86.avx512.mask3.vfmsub.pd.256" => "__builtin_ia32_vfmsubpd256_mask3",
4715 "llvm.x86.avx512.mask3.vfmsub.pd.512" => "__builtin_ia32_vfmsubpd512_mask3",
4716 "llvm.x86.avx512.mask3.vfmsub.ps.128" => "__builtin_ia32_vfmsubps128_mask3",
4717 "llvm.x86.avx512.mask3.vfmsub.ps.256" => "__builtin_ia32_vfmsubps256_mask3",
4718 "llvm.x86.avx512.mask3.vfmsub.ps.512" => "__builtin_ia32_vfmsubps512_mask3",
4719 "llvm.x86.avx512.mask3.vfmsubadd.pd.128" => "__builtin_ia32_vfmsubaddpd128_mask3",
4720 "llvm.x86.avx512.mask3.vfmsubadd.pd.256" => "__builtin_ia32_vfmsubaddpd256_mask3",
4721 "llvm.x86.avx512.mask3.vfmsubadd.pd.512" => "__builtin_ia32_vfmsubaddpd512_mask3",
4722 "llvm.x86.avx512.mask3.vfmsubadd.ps.128" => "__builtin_ia32_vfmsubaddps128_mask3",
4723 "llvm.x86.avx512.mask3.vfmsubadd.ps.256" => "__builtin_ia32_vfmsubaddps256_mask3",
4724 "llvm.x86.avx512.mask3.vfmsubadd.ps.512" => "__builtin_ia32_vfmsubaddps512_mask3",
4725 "llvm.x86.avx512.mask3.vfnmsub.pd.128" => "__builtin_ia32_vfnmsubpd128_mask3",
4726 "llvm.x86.avx512.mask3.vfnmsub.pd.256" => "__builtin_ia32_vfnmsubpd256_mask3",
4727 "llvm.x86.avx512.mask3.vfnmsub.pd.512" => "__builtin_ia32_vfnmsubpd512_mask3",
4728 "llvm.x86.avx512.mask3.vfnmsub.ps.128" => "__builtin_ia32_vfnmsubps128_mask3",
4729 "llvm.x86.avx512.mask3.vfnmsub.ps.256" => "__builtin_ia32_vfnmsubps256_mask3",
4730 "llvm.x86.avx512.mask3.vfnmsub.ps.512" => "__builtin_ia32_vfnmsubps512_mask3",
4731 "llvm.x86.avx512.maskz.fixupimm.pd.128" => "__builtin_ia32_fixupimmpd128_maskz",
4732 "llvm.x86.avx512.maskz.fixupimm.pd.256" => "__builtin_ia32_fixupimmpd256_maskz",
4733 "llvm.x86.avx512.maskz.fixupimm.pd.512" => "__builtin_ia32_fixupimmpd512_maskz",
4734 "llvm.x86.avx512.maskz.fixupimm.ps.128" => "__builtin_ia32_fixupimmps128_maskz",
4735 "llvm.x86.avx512.maskz.fixupimm.ps.256" => "__builtin_ia32_fixupimmps256_maskz",
4736 "llvm.x86.avx512.maskz.fixupimm.ps.512" => "__builtin_ia32_fixupimmps512_maskz",
4737 "llvm.x86.avx512.maskz.fixupimm.sd" => "__builtin_ia32_fixupimmsd_maskz",
4738 "llvm.x86.avx512.maskz.fixupimm.ss" => "__builtin_ia32_fixupimmss_maskz",
4739 "llvm.x86.avx512.maskz.pternlog.d.128" => "__builtin_ia32_pternlogd128_maskz",
4740 "llvm.x86.avx512.maskz.pternlog.d.256" => "__builtin_ia32_pternlogd256_maskz",
4741 "llvm.x86.avx512.maskz.pternlog.d.512" => "__builtin_ia32_pternlogd512_maskz",
4742 "llvm.x86.avx512.maskz.pternlog.q.128" => "__builtin_ia32_pternlogq128_maskz",
4743 "llvm.x86.avx512.maskz.pternlog.q.256" => "__builtin_ia32_pternlogq256_maskz",
4744 "llvm.x86.avx512.maskz.pternlog.q.512" => "__builtin_ia32_pternlogq512_maskz",
4745 "llvm.x86.avx512.maskz.vfmadd.pd.128" => "__builtin_ia32_vfmaddpd128_maskz",
4746 "llvm.x86.avx512.maskz.vfmadd.pd.256" => "__builtin_ia32_vfmaddpd256_maskz",
4747 "llvm.x86.avx512.maskz.vfmadd.pd.512" => "__builtin_ia32_vfmaddpd512_maskz",
4748 "llvm.x86.avx512.maskz.vfmadd.ps.128" => "__builtin_ia32_vfmaddps128_maskz",
4749 "llvm.x86.avx512.maskz.vfmadd.ps.256" => "__builtin_ia32_vfmaddps256_maskz",
4750 "llvm.x86.avx512.maskz.vfmadd.ps.512" => "__builtin_ia32_vfmaddps512_maskz",
4751 "llvm.x86.avx512.maskz.vfmadd.sd" => "__builtin_ia32_vfmaddsd3_maskz",
4752 "llvm.x86.avx512.maskz.vfmadd.ss" => "__builtin_ia32_vfmaddss3_maskz",
4753 "llvm.x86.avx512.maskz.vfmaddsub.pd.128" => "__builtin_ia32_vfmaddsubpd128_maskz",
4754 "llvm.x86.avx512.maskz.vfmaddsub.pd.256" => "__builtin_ia32_vfmaddsubpd256_maskz",
4755 "llvm.x86.avx512.maskz.vfmaddsub.pd.512" => "__builtin_ia32_vfmaddsubpd512_maskz",
4756 "llvm.x86.avx512.maskz.vfmaddsub.ps.128" => "__builtin_ia32_vfmaddsubps128_maskz",
4757 "llvm.x86.avx512.maskz.vfmaddsub.ps.256" => "__builtin_ia32_vfmaddsubps256_maskz",
4758 "llvm.x86.avx512.maskz.vfmaddsub.ps.512" => "__builtin_ia32_vfmaddsubps512_maskz",
4759 "llvm.x86.avx512.maskz.vpermt2var.d.128" => "__builtin_ia32_vpermt2vard128_maskz",
4760 "llvm.x86.avx512.maskz.vpermt2var.d.256" => "__builtin_ia32_vpermt2vard256_maskz",
4761 "llvm.x86.avx512.maskz.vpermt2var.d.512" => "__builtin_ia32_vpermt2vard512_maskz",
4762 "llvm.x86.avx512.maskz.vpermt2var.hi.128" => "__builtin_ia32_vpermt2varhi128_maskz",
4763 "llvm.x86.avx512.maskz.vpermt2var.hi.256" => "__builtin_ia32_vpermt2varhi256_maskz",
4764 "llvm.x86.avx512.maskz.vpermt2var.hi.512" => "__builtin_ia32_vpermt2varhi512_maskz",
4765 "llvm.x86.avx512.maskz.vpermt2var.pd.128" => "__builtin_ia32_vpermt2varpd128_maskz",
4766 "llvm.x86.avx512.maskz.vpermt2var.pd.256" => "__builtin_ia32_vpermt2varpd256_maskz",
4767 "llvm.x86.avx512.maskz.vpermt2var.pd.512" => "__builtin_ia32_vpermt2varpd512_maskz",
4768 "llvm.x86.avx512.maskz.vpermt2var.ps.128" => "__builtin_ia32_vpermt2varps128_maskz",
4769 "llvm.x86.avx512.maskz.vpermt2var.ps.256" => "__builtin_ia32_vpermt2varps256_maskz",
4770 "llvm.x86.avx512.maskz.vpermt2var.ps.512" => "__builtin_ia32_vpermt2varps512_maskz",
4771 "llvm.x86.avx512.maskz.vpermt2var.q.128" => "__builtin_ia32_vpermt2varq128_maskz",
4772 "llvm.x86.avx512.maskz.vpermt2var.q.256" => "__builtin_ia32_vpermt2varq256_maskz",
4773 "llvm.x86.avx512.maskz.vpermt2var.q.512" => "__builtin_ia32_vpermt2varq512_maskz",
4774 "llvm.x86.avx512.maskz.vpermt2var.qi.128" => "__builtin_ia32_vpermt2varqi128_maskz",
4775 "llvm.x86.avx512.maskz.vpermt2var.qi.256" => "__builtin_ia32_vpermt2varqi256_maskz",
4776 "llvm.x86.avx512.maskz.vpermt2var.qi.512" => "__builtin_ia32_vpermt2varqi512_maskz",
4777 "llvm.x86.avx512.maskz.vpmadd52h.uq.128" => "__builtin_ia32_vpmadd52huq128_maskz",
4778 "llvm.x86.avx512.maskz.vpmadd52h.uq.256" => "__builtin_ia32_vpmadd52huq256_maskz",
4779 "llvm.x86.avx512.maskz.vpmadd52h.uq.512" => "__builtin_ia32_vpmadd52huq512_maskz",
4780 "llvm.x86.avx512.maskz.vpmadd52l.uq.128" => "__builtin_ia32_vpmadd52luq128_maskz",
4781 "llvm.x86.avx512.maskz.vpmadd52l.uq.256" => "__builtin_ia32_vpmadd52luq256_maskz",
4782 "llvm.x86.avx512.maskz.vpmadd52l.uq.512" => "__builtin_ia32_vpmadd52luq512_maskz",
4783 "llvm.x86.avx512.max.pd.512" => "__builtin_ia32_maxpd512",
4784 "llvm.x86.avx512.max.ps.512" => "__builtin_ia32_maxps512",
4785 "llvm.x86.avx512.min.pd.512" => "__builtin_ia32_minpd512",
4786 "llvm.x86.avx512.min.ps.512" => "__builtin_ia32_minps512",
4787 "llvm.x86.avx512.movntdqa" => "__builtin_ia32_movntdqa512",
4788 "llvm.x86.avx512.mul.pd.512" => "__builtin_ia32_mulpd512",
4789 "llvm.x86.avx512.mul.ps.512" => "__builtin_ia32_mulps512",
4790 "llvm.x86.avx512.packssdw.512" => "__builtin_ia32_packssdw512",
4791 "llvm.x86.avx512.packsswb.512" => "__builtin_ia32_packsswb512",
4792 "llvm.x86.avx512.packusdw.512" => "__builtin_ia32_packusdw512",
4793 "llvm.x86.avx512.packuswb.512" => "__builtin_ia32_packuswb512",
4794 "llvm.x86.avx512.pavg.b.512" => "__builtin_ia32_pavgb512",
4795 "llvm.x86.avx512.pavg.w.512" => "__builtin_ia32_pavgw512",
4796 "llvm.x86.avx512.pbroadcastd.512" => "__builtin_ia32_pbroadcastd512",
4797 "llvm.x86.avx512.pbroadcastq.512" => "__builtin_ia32_pbroadcastq512",
4798 "llvm.x86.avx512.permvar.df.256" => "__builtin_ia32_permvardf256",
4799 "llvm.x86.avx512.permvar.df.512" => "__builtin_ia32_permvardf512",
4800 "llvm.x86.avx512.permvar.di.256" => "__builtin_ia32_permvardi256",
4801 "llvm.x86.avx512.permvar.di.512" => "__builtin_ia32_permvardi512",
4802 "llvm.x86.avx512.permvar.hi.128" => "__builtin_ia32_permvarhi128",
4803 "llvm.x86.avx512.permvar.hi.256" => "__builtin_ia32_permvarhi256",
4804 "llvm.x86.avx512.permvar.hi.512" => "__builtin_ia32_permvarhi512",
4805 "llvm.x86.avx512.permvar.qi.128" => "__builtin_ia32_permvarqi128",
4806 "llvm.x86.avx512.permvar.qi.256" => "__builtin_ia32_permvarqi256",
4807 "llvm.x86.avx512.permvar.qi.512" => "__builtin_ia32_permvarqi512",
4808 "llvm.x86.avx512.permvar.sf.512" => "__builtin_ia32_permvarsf512",
4809 "llvm.x86.avx512.permvar.si.512" => "__builtin_ia32_permvarsi512",
4810 "llvm.x86.avx512.pmaddubs.w.512" => "__builtin_ia32_pmaddubsw512",
4811 "llvm.x86.avx512.pmaddw.d.512" => "__builtin_ia32_pmaddwd512",
4812 "llvm.x86.avx512.pmovzxbd" => "__builtin_ia32_pmovzxbd512",
4813 "llvm.x86.avx512.pmovzxbq" => "__builtin_ia32_pmovzxbq512",
4814 "llvm.x86.avx512.pmovzxdq" => "__builtin_ia32_pmovzxdq512",
4815 "llvm.x86.avx512.pmovzxwd" => "__builtin_ia32_pmovzxwd512",
4816 "llvm.x86.avx512.pmovzxwq" => "__builtin_ia32_pmovzxwq512",
4817 "llvm.x86.avx512.pmul.hr.sw.512" => "__builtin_ia32_pmulhrsw512",
4818 "llvm.x86.avx512.pmulh.w.512" => "__builtin_ia32_pmulhw512",
4819 "llvm.x86.avx512.pmulhu.w.512" => "__builtin_ia32_pmulhuw512",
4820 "llvm.x86.avx512.pmultishift.qb.128" => "__builtin_ia32_vpmultishiftqb128",
4821 "llvm.x86.avx512.pmultishift.qb.256" => "__builtin_ia32_vpmultishiftqb256",
4822 "llvm.x86.avx512.pmultishift.qb.512" => "__builtin_ia32_vpmultishiftqb512",
4823 "llvm.x86.avx512.psad.bw.512" => "__builtin_ia32_psadbw512",
4824 "llvm.x86.avx512.pshuf.b.512" => "__builtin_ia32_pshufb512",
4825 "llvm.x86.avx512.psll.d.512" => "__builtin_ia32_pslld512",
4826 "llvm.x86.avx512.psll.dq" => "__builtin_ia32_pslldqi512",
4827 "llvm.x86.avx512.psll.dq.bs" => "__builtin_ia32_pslldqi512_byteshift",
4828 "llvm.x86.avx512.psll.q.512" => "__builtin_ia32_psllq512",
4829 "llvm.x86.avx512.psll.w.512" => "__builtin_ia32_psllw512",
4830 "llvm.x86.avx512.pslli.d.512" => "__builtin_ia32_pslldi512",
4831 "llvm.x86.avx512.pslli.q.512" => "__builtin_ia32_psllqi512",
4832 "llvm.x86.avx512.pslli.w.512" => "__builtin_ia32_psllwi512",
4833 "llvm.x86.avx512.psllv.d.512" => "__builtin_ia32_psllv16si",
4834 "llvm.x86.avx512.psllv.q.512" => "__builtin_ia32_psllv8di",
4835 "llvm.x86.avx512.psllv.w.128" => "__builtin_ia32_psllv8hi",
4836 "llvm.x86.avx512.psllv.w.256" => "__builtin_ia32_psllv16hi",
4837 "llvm.x86.avx512.psllv.w.512" => "__builtin_ia32_psllv32hi",
4838 "llvm.x86.avx512.psra.d.512" => "__builtin_ia32_psrad512",
4839 "llvm.x86.avx512.psra.q.128" => "__builtin_ia32_psraq128",
4840 "llvm.x86.avx512.psra.q.256" => "__builtin_ia32_psraq256",
4841 "llvm.x86.avx512.psra.q.512" => "__builtin_ia32_psraq512",
4842 "llvm.x86.avx512.psra.w.512" => "__builtin_ia32_psraw512",
4843 "llvm.x86.avx512.psrai.d.512" => "__builtin_ia32_psradi512",
4844 "llvm.x86.avx512.psrai.q.128" => "__builtin_ia32_psraqi128",
4845 "llvm.x86.avx512.psrai.q.256" => "__builtin_ia32_psraqi256",
4846 "llvm.x86.avx512.psrai.q.512" => "__builtin_ia32_psraqi512",
4847 "llvm.x86.avx512.psrai.w.512" => "__builtin_ia32_psrawi512",
4848 "llvm.x86.avx512.psrav.d.512" => "__builtin_ia32_psrav16si",
4849 "llvm.x86.avx512.psrav.q.128" => "__builtin_ia32_psravq128",
4850 "llvm.x86.avx512.psrav.q.256" => "__builtin_ia32_psravq256",
4851 "llvm.x86.avx512.psrav.q.512" => "__builtin_ia32_psrav8di",
4852 "llvm.x86.avx512.psrav.w.128" => "__builtin_ia32_psrav8hi",
4853 "llvm.x86.avx512.psrav.w.256" => "__builtin_ia32_psrav16hi",
4854 "llvm.x86.avx512.psrav.w.512" => "__builtin_ia32_psrav32hi",
4855 "llvm.x86.avx512.psrl.d.512" => "__builtin_ia32_psrld512",
4856 "llvm.x86.avx512.psrl.dq" => "__builtin_ia32_psrldqi512",
4857 "llvm.x86.avx512.psrl.dq.bs" => "__builtin_ia32_psrldqi512_byteshift",
4858 "llvm.x86.avx512.psrl.q.512" => "__builtin_ia32_psrlq512",
4859 "llvm.x86.avx512.psrl.w.512" => "__builtin_ia32_psrlw512",
4860 "llvm.x86.avx512.psrli.d.512" => "__builtin_ia32_psrldi512",
4861 "llvm.x86.avx512.psrli.q.512" => "__builtin_ia32_psrlqi512",
4862 "llvm.x86.avx512.psrli.w.512" => "__builtin_ia32_psrlwi512",
4863 "llvm.x86.avx512.psrlv.d.512" => "__builtin_ia32_psrlv16si",
4864 "llvm.x86.avx512.psrlv.q.512" => "__builtin_ia32_psrlv8di",
4865 "llvm.x86.avx512.psrlv.w.128" => "__builtin_ia32_psrlv8hi",
4866 "llvm.x86.avx512.psrlv.w.256" => "__builtin_ia32_psrlv16hi",
4867 "llvm.x86.avx512.psrlv.w.512" => "__builtin_ia32_psrlv32hi",
4868 "llvm.x86.avx512.pternlog.d.128" => "__builtin_ia32_pternlogd128",
4869 "llvm.x86.avx512.pternlog.d.256" => "__builtin_ia32_pternlogd256",
4870 "llvm.x86.avx512.pternlog.d.512" => "__builtin_ia32_pternlogd512",
4871 "llvm.x86.avx512.pternlog.q.128" => "__builtin_ia32_pternlogq128",
4872 "llvm.x86.avx512.pternlog.q.256" => "__builtin_ia32_pternlogq256",
4873 "llvm.x86.avx512.pternlog.q.512" => "__builtin_ia32_pternlogq512",
4874 "llvm.x86.avx512.ptestm.b.128" => "__builtin_ia32_ptestmb128",
4875 "llvm.x86.avx512.ptestm.b.256" => "__builtin_ia32_ptestmb256",
4876 "llvm.x86.avx512.ptestm.b.512" => "__builtin_ia32_ptestmb512",
4877 "llvm.x86.avx512.ptestm.d.128" => "__builtin_ia32_ptestmd128",
4878 "llvm.x86.avx512.ptestm.d.256" => "__builtin_ia32_ptestmd256",
4879 "llvm.x86.avx512.ptestm.d.512" => "__builtin_ia32_ptestmd512",
4880 "llvm.x86.avx512.ptestm.q.128" => "__builtin_ia32_ptestmq128",
4881 "llvm.x86.avx512.ptestm.q.256" => "__builtin_ia32_ptestmq256",
4882 "llvm.x86.avx512.ptestm.q.512" => "__builtin_ia32_ptestmq512",
4883 "llvm.x86.avx512.ptestm.w.128" => "__builtin_ia32_ptestmw128",
4884 "llvm.x86.avx512.ptestm.w.256" => "__builtin_ia32_ptestmw256",
4885 "llvm.x86.avx512.ptestm.w.512" => "__builtin_ia32_ptestmw512",
4886 "llvm.x86.avx512.ptestnm.b.128" => "__builtin_ia32_ptestnmb128",
4887 "llvm.x86.avx512.ptestnm.b.256" => "__builtin_ia32_ptestnmb256",
4888 "llvm.x86.avx512.ptestnm.b.512" => "__builtin_ia32_ptestnmb512",
4889 "llvm.x86.avx512.ptestnm.d.128" => "__builtin_ia32_ptestnmd128",
4890 "llvm.x86.avx512.ptestnm.d.256" => "__builtin_ia32_ptestnmd256",
4891 "llvm.x86.avx512.ptestnm.d.512" => "__builtin_ia32_ptestnmd512",
4892 "llvm.x86.avx512.ptestnm.q.128" => "__builtin_ia32_ptestnmq128",
4893 "llvm.x86.avx512.ptestnm.q.256" => "__builtin_ia32_ptestnmq256",
4894 "llvm.x86.avx512.ptestnm.q.512" => "__builtin_ia32_ptestnmq512",
4895 "llvm.x86.avx512.ptestnm.w.128" => "__builtin_ia32_ptestnmw128",
4896 "llvm.x86.avx512.ptestnm.w.256" => "__builtin_ia32_ptestnmw256",
4897 "llvm.x86.avx512.ptestnm.w.512" => "__builtin_ia32_ptestnmw512",
4898 "llvm.x86.avx512.rcp14.pd.128" => "__builtin_ia32_rcp14pd128_mask",
4899 "llvm.x86.avx512.rcp14.pd.256" => "__builtin_ia32_rcp14pd256_mask",
4900 "llvm.x86.avx512.rcp14.pd.512" => "__builtin_ia32_rcp14pd512_mask",
4901 "llvm.x86.avx512.rcp14.ps.128" => "__builtin_ia32_rcp14ps128_mask",
4902 "llvm.x86.avx512.rcp14.ps.256" => "__builtin_ia32_rcp14ps256_mask",
4903 "llvm.x86.avx512.rcp14.ps.512" => "__builtin_ia32_rcp14ps512_mask",
4904 "llvm.x86.avx512.rcp14.sd" => "__builtin_ia32_rcp14sd_mask",
4905 "llvm.x86.avx512.rcp14.ss" => "__builtin_ia32_rcp14ss_mask",
4906 "llvm.x86.avx512.rcp28.pd" => "__builtin_ia32_rcp28pd_mask",
4907 "llvm.x86.avx512.rcp28.ps" => "__builtin_ia32_rcp28ps_mask",
4908 "llvm.x86.avx512.rcp28.sd" => "__builtin_ia32_rcp28sd_round_mask",
4909 // [DUPLICATE]: "llvm.x86.avx512.rcp28.sd" => "__builtin_ia32_rcp28sd_mask",
4910 "llvm.x86.avx512.rcp28.ss" => "__builtin_ia32_rcp28ss_round_mask",
4911 // [DUPLICATE]: "llvm.x86.avx512.rcp28.ss" => "__builtin_ia32_rcp28ss_mask",
4912 "llvm.x86.avx512.rndscale.sd" => "__builtin_ia32_rndscalesd",
4913 "llvm.x86.avx512.rndscale.ss" => "__builtin_ia32_rndscaless",
4914 "llvm.x86.avx512.rsqrt14.pd.128" => "__builtin_ia32_rsqrt14pd128_mask",
4915 "llvm.x86.avx512.rsqrt14.pd.256" => "__builtin_ia32_rsqrt14pd256_mask",
4916 "llvm.x86.avx512.rsqrt14.pd.512" => "__builtin_ia32_rsqrt14pd512_mask",
4917 "llvm.x86.avx512.rsqrt14.ps.128" => "__builtin_ia32_rsqrt14ps128_mask",
4918 "llvm.x86.avx512.rsqrt14.ps.256" => "__builtin_ia32_rsqrt14ps256_mask",
4919 "llvm.x86.avx512.rsqrt14.ps.512" => "__builtin_ia32_rsqrt14ps512_mask",
4920 "llvm.x86.avx512.rsqrt14.sd" => "__builtin_ia32_rsqrt14sd_mask",
4921 "llvm.x86.avx512.rsqrt14.ss" => "__builtin_ia32_rsqrt14ss_mask",
4922 "llvm.x86.avx512.rsqrt28.pd" => "__builtin_ia32_rsqrt28pd_mask",
4923 "llvm.x86.avx512.rsqrt28.ps" => "__builtin_ia32_rsqrt28ps_mask",
4924 "llvm.x86.avx512.rsqrt28.sd" => "__builtin_ia32_rsqrt28sd_round_mask",
4925 // [DUPLICATE]: "llvm.x86.avx512.rsqrt28.sd" => "__builtin_ia32_rsqrt28sd_mask",
4926 "llvm.x86.avx512.rsqrt28.ss" => "__builtin_ia32_rsqrt28ss_round_mask",
4927 // [DUPLICATE]: "llvm.x86.avx512.rsqrt28.ss" => "__builtin_ia32_rsqrt28ss_mask",
4928 "llvm.x86.avx512.scatter.dpd.512" => "__builtin_ia32_scattersiv8df",
4929 "llvm.x86.avx512.scatter.dpi.512" => "__builtin_ia32_scattersiv16si",
4930 "llvm.x86.avx512.scatter.dpq.512" => "__builtin_ia32_scattersiv8di",
4931 "llvm.x86.avx512.scatter.dps.512" => "__builtin_ia32_scattersiv16sf",
4932 "llvm.x86.avx512.scatter.qpd.512" => "__builtin_ia32_scatterdiv8df",
4933 "llvm.x86.avx512.scatter.qpi.512" => "__builtin_ia32_scatterdiv16si",
4934 "llvm.x86.avx512.scatter.qpq.512" => "__builtin_ia32_scatterdiv8di",
4935 "llvm.x86.avx512.scatter.qps.512" => "__builtin_ia32_scatterdiv16sf",
4936 "llvm.x86.avx512.scatterdiv2.df" => "__builtin_ia32_scatterdiv2df",
4937 "llvm.x86.avx512.scatterdiv2.di" => "__builtin_ia32_scatterdiv2di",
4938 "llvm.x86.avx512.scatterdiv4.df" => "__builtin_ia32_scatterdiv4df",
4939 "llvm.x86.avx512.scatterdiv4.di" => "__builtin_ia32_scatterdiv4di",
4940 "llvm.x86.avx512.scatterdiv4.sf" => "__builtin_ia32_scatterdiv4sf",
4941 "llvm.x86.avx512.scatterdiv4.si" => "__builtin_ia32_scatterdiv4si",
4942 "llvm.x86.avx512.scatterdiv8.sf" => "__builtin_ia32_scatterdiv8sf",
4943 "llvm.x86.avx512.scatterdiv8.si" => "__builtin_ia32_scatterdiv8si",
4944 "llvm.x86.avx512.scatterpf.dpd.512" => "__builtin_ia32_scatterpfdpd",
4945 "llvm.x86.avx512.scatterpf.dps.512" => "__builtin_ia32_scatterpfdps",
4946 "llvm.x86.avx512.scatterpf.qpd.512" => "__builtin_ia32_scatterpfqpd",
4947 "llvm.x86.avx512.scatterpf.qps.512" => "__builtin_ia32_scatterpfqps",
4948 "llvm.x86.avx512.scattersiv2.df" => "__builtin_ia32_scattersiv2df",
4949 "llvm.x86.avx512.scattersiv2.di" => "__builtin_ia32_scattersiv2di",
4950 "llvm.x86.avx512.scattersiv4.df" => "__builtin_ia32_scattersiv4df",
4951 "llvm.x86.avx512.scattersiv4.di" => "__builtin_ia32_scattersiv4di",
4952 "llvm.x86.avx512.scattersiv4.sf" => "__builtin_ia32_scattersiv4sf",
4953 "llvm.x86.avx512.scattersiv4.si" => "__builtin_ia32_scattersiv4si",
4954 "llvm.x86.avx512.scattersiv8.sf" => "__builtin_ia32_scattersiv8sf",
4955 "llvm.x86.avx512.scattersiv8.si" => "__builtin_ia32_scattersiv8si",
4956 "llvm.x86.avx512.sqrt.pd.512" => "__builtin_ia32_sqrtpd512_mask",
4957 "llvm.x86.avx512.sqrt.ps.512" => "__builtin_ia32_sqrtps512_mask",
4958 "llvm.x86.avx512.sqrt.sd" => "__builtin_ia32_sqrtrndsd",
4959 "llvm.x86.avx512.sqrt.ss" => "__builtin_ia32_sqrtrndss",
4960 "llvm.x86.avx512.sub.pd.512" => "__builtin_ia32_subpd512",
4961 "llvm.x86.avx512.sub.ps.512" => "__builtin_ia32_subps512",
4962 "llvm.x86.avx512.vbroadcast.sd.512" => "__builtin_ia32_vbroadcastsd512",
4963 "llvm.x86.avx512.vbroadcast.sd.pd.512" => "__builtin_ia32_vbroadcastsd_pd512",
4964 "llvm.x86.avx512.vbroadcast.ss.512" => "__builtin_ia32_vbroadcastss512",
4965 "llvm.x86.avx512.vbroadcast.ss.ps.512" => "__builtin_ia32_vbroadcastss_ps512",
4966 "llvm.x86.avx512.vcomi.sd" => "__builtin_ia32_vcomisd",
4967 "llvm.x86.avx512.vcomi.ss" => "__builtin_ia32_vcomiss",
4968 "llvm.x86.avx512.vcvtsd2si32" => "__builtin_ia32_vcvtsd2si32",
4969 "llvm.x86.avx512.vcvtsd2si64" => "__builtin_ia32_vcvtsd2si64",
4970 "llvm.x86.avx512.vcvtsd2usi32" => "__builtin_ia32_vcvtsd2usi32",
4971 "llvm.x86.avx512.vcvtsd2usi64" => "__builtin_ia32_vcvtsd2usi64",
4972 "llvm.x86.avx512.vcvtss2si32" => "__builtin_ia32_vcvtss2si32",
4973 "llvm.x86.avx512.vcvtss2si64" => "__builtin_ia32_vcvtss2si64",
4974 "llvm.x86.avx512.vcvtss2usi32" => "__builtin_ia32_vcvtss2usi32",
4975 "llvm.x86.avx512.vcvtss2usi64" => "__builtin_ia32_vcvtss2usi64",
4976 "llvm.x86.avx512.vpdpbusd.128" => "__builtin_ia32_vpdpbusd128",
4977 "llvm.x86.avx512.vpdpbusd.256" => "__builtin_ia32_vpdpbusd256",
4978 "llvm.x86.avx512.vpdpbusd.512" => "__builtin_ia32_vpdpbusd512",
4979 "llvm.x86.avx512.vpdpbusds.128" => "__builtin_ia32_vpdpbusds128",
4980 "llvm.x86.avx512.vpdpbusds.256" => "__builtin_ia32_vpdpbusds256",
4981 "llvm.x86.avx512.vpdpbusds.512" => "__builtin_ia32_vpdpbusds512",
4982 "llvm.x86.avx512.vpdpwssd.128" => "__builtin_ia32_vpdpwssd128",
4983 "llvm.x86.avx512.vpdpwssd.256" => "__builtin_ia32_vpdpwssd256",
4984 "llvm.x86.avx512.vpdpwssd.512" => "__builtin_ia32_vpdpwssd512",
4985 "llvm.x86.avx512.vpdpwssds.128" => "__builtin_ia32_vpdpwssds128",
4986 "llvm.x86.avx512.vpdpwssds.256" => "__builtin_ia32_vpdpwssds256",
4987 "llvm.x86.avx512.vpdpwssds.512" => "__builtin_ia32_vpdpwssds512",
4988 "llvm.x86.avx512.vpermi2var.d.128" => "__builtin_ia32_vpermi2vard128",
4989 "llvm.x86.avx512.vpermi2var.d.256" => "__builtin_ia32_vpermi2vard256",
4990 "llvm.x86.avx512.vpermi2var.d.512" => "__builtin_ia32_vpermi2vard512",
4991 "llvm.x86.avx512.vpermi2var.hi.128" => "__builtin_ia32_vpermi2varhi128",
4992 "llvm.x86.avx512.vpermi2var.hi.256" => "__builtin_ia32_vpermi2varhi256",
4993 "llvm.x86.avx512.vpermi2var.hi.512" => "__builtin_ia32_vpermi2varhi512",
4994 "llvm.x86.avx512.vpermi2var.pd.128" => "__builtin_ia32_vpermi2varpd128",
4995 "llvm.x86.avx512.vpermi2var.pd.256" => "__builtin_ia32_vpermi2varpd256",
4996 "llvm.x86.avx512.vpermi2var.pd.512" => "__builtin_ia32_vpermi2varpd512",
4997 "llvm.x86.avx512.vpermi2var.ps.128" => "__builtin_ia32_vpermi2varps128",
4998 "llvm.x86.avx512.vpermi2var.ps.256" => "__builtin_ia32_vpermi2varps256",
4999 "llvm.x86.avx512.vpermi2var.ps.512" => "__builtin_ia32_vpermi2varps512",
5000 "llvm.x86.avx512.vpermi2var.q.128" => "__builtin_ia32_vpermi2varq128",
5001 "llvm.x86.avx512.vpermi2var.q.256" => "__builtin_ia32_vpermi2varq256",
5002 "llvm.x86.avx512.vpermi2var.q.512" => "__builtin_ia32_vpermi2varq512",
5003 "llvm.x86.avx512.vpermi2var.qi.128" => "__builtin_ia32_vpermi2varqi128",
5004 "llvm.x86.avx512.vpermi2var.qi.256" => "__builtin_ia32_vpermi2varqi256",
5005 "llvm.x86.avx512.vpermi2var.qi.512" => "__builtin_ia32_vpermi2varqi512",
5006 "llvm.x86.avx512.vpermilvar.pd.512" => "__builtin_ia32_vpermilvarpd512",
5007 "llvm.x86.avx512.vpermilvar.ps.512" => "__builtin_ia32_vpermilvarps512",
5008 "llvm.x86.avx512.vpmadd52h.uq.128" => "__builtin_ia32_vpmadd52huq128",
5009 "llvm.x86.avx512.vpmadd52h.uq.256" => "__builtin_ia32_vpmadd52huq256",
5010 "llvm.x86.avx512.vpmadd52h.uq.512" => "__builtin_ia32_vpmadd52huq512",
5011 "llvm.x86.avx512.vpmadd52l.uq.128" => "__builtin_ia32_vpmadd52luq128",
5012 "llvm.x86.avx512.vpmadd52l.uq.256" => "__builtin_ia32_vpmadd52luq256",
5013 "llvm.x86.avx512.vpmadd52l.uq.512" => "__builtin_ia32_vpmadd52luq512",
5014 "llvm.x86.avx512bf16.cvtne2ps2bf16.128" => "__builtin_ia32_cvtne2ps2bf16_128",
5015 "llvm.x86.avx512bf16.cvtne2ps2bf16.256" => "__builtin_ia32_cvtne2ps2bf16_256",
5016 "llvm.x86.avx512bf16.cvtne2ps2bf16.512" => "__builtin_ia32_cvtne2ps2bf16_512",
5017 "llvm.x86.avx512bf16.cvtneps2bf16.256" => "__builtin_ia32_cvtneps2bf16_256",
5018 "llvm.x86.avx512bf16.cvtneps2bf16.512" => "__builtin_ia32_cvtneps2bf16_512",
5019 "llvm.x86.avx512bf16.dpbf16ps.128" => "__builtin_ia32_dpbf16ps_128",
5020 "llvm.x86.avx512bf16.dpbf16ps.256" => "__builtin_ia32_dpbf16ps_256",
5021 "llvm.x86.avx512bf16.dpbf16ps.512" => "__builtin_ia32_dpbf16ps_512",
5022 "llvm.x86.avx512fp16.add.ph.512" => "__builtin_ia32_addph512",
5023 "llvm.x86.avx512fp16.div.ph.512" => "__builtin_ia32_divph512",
5024 "llvm.x86.avx512fp16.mask.add.sh.round" => "__builtin_ia32_addsh_round_mask",
5025 "llvm.x86.avx512fp16.mask.cmp.sh" => "__builtin_ia32_cmpsh_mask",
5026 "llvm.x86.avx512fp16.mask.div.sh.round" => "__builtin_ia32_divsh_round_mask",
5027 "llvm.x86.avx512fp16.mask.fpclass.sh" => "__builtin_ia32_fpclasssh_mask",
5028 "llvm.x86.avx512fp16.mask.getexp.ph.128" => "__builtin_ia32_getexpph128_mask",
5029 "llvm.x86.avx512fp16.mask.getexp.ph.256" => "__builtin_ia32_getexpph256_mask",
5030 "llvm.x86.avx512fp16.mask.getexp.ph.512" => "__builtin_ia32_getexpph512_mask",
5031 "llvm.x86.avx512fp16.mask.getexp.sh" => "__builtin_ia32_getexpsh128_round_mask",
5032 "llvm.x86.avx512fp16.mask.getmant.ph.128" => "__builtin_ia32_getmantph128_mask",
5033 "llvm.x86.avx512fp16.mask.getmant.ph.256" => "__builtin_ia32_getmantph256_mask",
5034 "llvm.x86.avx512fp16.mask.getmant.ph.512" => "__builtin_ia32_getmantph512_mask",
5035 "llvm.x86.avx512fp16.mask.getmant.sh" => "__builtin_ia32_getmantsh_round_mask",
5036 "llvm.x86.avx512fp16.mask.max.sh.round" => "__builtin_ia32_maxsh_round_mask",
5037 "llvm.x86.avx512fp16.mask.min.sh.round" => "__builtin_ia32_minsh_round_mask",
5038 "llvm.x86.avx512fp16.mask.mul.sh.round" => "__builtin_ia32_mulsh_round_mask",
5039 "llvm.x86.avx512fp16.mask.rcp.ph.128" => "__builtin_ia32_rcpph128_mask",
5040 "llvm.x86.avx512fp16.mask.rcp.ph.256" => "__builtin_ia32_rcpph256_mask",
5041 "llvm.x86.avx512fp16.mask.rcp.ph.512" => "__builtin_ia32_rcpph512_mask",
5042 "llvm.x86.avx512fp16.mask.rcp.sh" => "__builtin_ia32_rcpsh_mask",
5043 "llvm.x86.avx512fp16.mask.reduce.ph.128" => "__builtin_ia32_reduceph128_mask",
5044 "llvm.x86.avx512fp16.mask.reduce.ph.256" => "__builtin_ia32_reduceph256_mask",
5045 "llvm.x86.avx512fp16.mask.reduce.ph.512" => "__builtin_ia32_reduceph512_mask",
5046 "llvm.x86.avx512fp16.mask.reduce.sh" => "__builtin_ia32_reducesh_mask",
5047 "llvm.x86.avx512fp16.mask.rndscale.ph.128" => "__builtin_ia32_rndscaleph_128_mask",
5048 "llvm.x86.avx512fp16.mask.rndscale.ph.256" => "__builtin_ia32_rndscaleph_256_mask",
5049 "llvm.x86.avx512fp16.mask.rndscale.ph.512" => "__builtin_ia32_rndscaleph_mask",
5050 "llvm.x86.avx512fp16.mask.rndscale.sh" => "__builtin_ia32_rndscalesh_round_mask",
5051 "llvm.x86.avx512fp16.mask.rsqrt.ph.128" => "__builtin_ia32_rsqrtph128_mask",
5052 "llvm.x86.avx512fp16.mask.rsqrt.ph.256" => "__builtin_ia32_rsqrtph256_mask",
5053 "llvm.x86.avx512fp16.mask.rsqrt.ph.512" => "__builtin_ia32_rsqrtph512_mask",
5054 "llvm.x86.avx512fp16.mask.rsqrt.sh" => "__builtin_ia32_rsqrtsh_mask",
5055 "llvm.x86.avx512fp16.mask.scalef.ph.128" => "__builtin_ia32_scalefph128_mask",
5056 "llvm.x86.avx512fp16.mask.scalef.ph.256" => "__builtin_ia32_scalefph256_mask",
5057 "llvm.x86.avx512fp16.mask.scalef.ph.512" => "__builtin_ia32_scalefph512_mask",
5058 "llvm.x86.avx512fp16.mask.scalef.sh" => "__builtin_ia32_scalefsh_round_mask",
5059 "llvm.x86.avx512fp16.mask.sub.sh.round" => "__builtin_ia32_subsh_round_mask",
5060 "llvm.x86.avx512fp16.mask.vcvtdq2ph.128" => "__builtin_ia32_vcvtdq2ph128_mask",
5061 "llvm.x86.avx512fp16.mask.vcvtpd2ph.128" => "__builtin_ia32_vcvtpd2ph128_mask",
5062 "llvm.x86.avx512fp16.mask.vcvtpd2ph.256" => "__builtin_ia32_vcvtpd2ph256_mask",
5063 "llvm.x86.avx512fp16.mask.vcvtpd2ph.512" => "__builtin_ia32_vcvtpd2ph512_mask",
5064 "llvm.x86.avx512fp16.mask.vcvtph2dq.128" => "__builtin_ia32_vcvtph2dq128_mask",
5065 "llvm.x86.avx512fp16.mask.vcvtph2dq.256" => "__builtin_ia32_vcvtph2dq256_mask",
5066 "llvm.x86.avx512fp16.mask.vcvtph2dq.512" => "__builtin_ia32_vcvtph2dq512_mask",
5067 "llvm.x86.avx512fp16.mask.vcvtph2pd.128" => "__builtin_ia32_vcvtph2pd128_mask",
5068 "llvm.x86.avx512fp16.mask.vcvtph2pd.256" => "__builtin_ia32_vcvtph2pd256_mask",
5069 "llvm.x86.avx512fp16.mask.vcvtph2pd.512" => "__builtin_ia32_vcvtph2pd512_mask",
5070 "llvm.x86.avx512fp16.mask.vcvtph2psx.128" => "__builtin_ia32_vcvtph2psx128_mask",
5071 "llvm.x86.avx512fp16.mask.vcvtph2psx.256" => "__builtin_ia32_vcvtph2psx256_mask",
5072 "llvm.x86.avx512fp16.mask.vcvtph2psx.512" => "__builtin_ia32_vcvtph2psx512_mask",
5073 "llvm.x86.avx512fp16.mask.vcvtph2qq.128" => "__builtin_ia32_vcvtph2qq128_mask",
5074 "llvm.x86.avx512fp16.mask.vcvtph2qq.256" => "__builtin_ia32_vcvtph2qq256_mask",
5075 "llvm.x86.avx512fp16.mask.vcvtph2qq.512" => "__builtin_ia32_vcvtph2qq512_mask",
5076 "llvm.x86.avx512fp16.mask.vcvtph2udq.128" => "__builtin_ia32_vcvtph2udq128_mask",
5077 "llvm.x86.avx512fp16.mask.vcvtph2udq.256" => "__builtin_ia32_vcvtph2udq256_mask",
5078 "llvm.x86.avx512fp16.mask.vcvtph2udq.512" => "__builtin_ia32_vcvtph2udq512_mask",
5079 "llvm.x86.avx512fp16.mask.vcvtph2uqq.128" => "__builtin_ia32_vcvtph2uqq128_mask",
5080 "llvm.x86.avx512fp16.mask.vcvtph2uqq.256" => "__builtin_ia32_vcvtph2uqq256_mask",
5081 "llvm.x86.avx512fp16.mask.vcvtph2uqq.512" => "__builtin_ia32_vcvtph2uqq512_mask",
5082 "llvm.x86.avx512fp16.mask.vcvtph2uw.128" => "__builtin_ia32_vcvtph2uw128_mask",
5083 "llvm.x86.avx512fp16.mask.vcvtph2uw.256" => "__builtin_ia32_vcvtph2uw256_mask",
5084 "llvm.x86.avx512fp16.mask.vcvtph2uw.512" => "__builtin_ia32_vcvtph2uw512_mask",
5085 "llvm.x86.avx512fp16.mask.vcvtph2w.128" => "__builtin_ia32_vcvtph2w128_mask",
5086 "llvm.x86.avx512fp16.mask.vcvtph2w.256" => "__builtin_ia32_vcvtph2w256_mask",
5087 "llvm.x86.avx512fp16.mask.vcvtph2w.512" => "__builtin_ia32_vcvtph2w512_mask",
5088 "llvm.x86.avx512fp16.mask.vcvtps2phx.128" => "__builtin_ia32_vcvtps2phx128_mask",
5089 "llvm.x86.avx512fp16.mask.vcvtps2phx.256" => "__builtin_ia32_vcvtps2phx256_mask",
5090 "llvm.x86.avx512fp16.mask.vcvtps2phx.512" => "__builtin_ia32_vcvtps2phx512_mask",
5091 "llvm.x86.avx512fp16.mask.vcvtqq2ph.128" => "__builtin_ia32_vcvtqq2ph128_mask",
5092 "llvm.x86.avx512fp16.mask.vcvtqq2ph.256" => "__builtin_ia32_vcvtqq2ph256_mask",
5093 "llvm.x86.avx512fp16.mask.vcvtsd2sh.round" => "__builtin_ia32_vcvtsd2sh_round_mask",
5094 "llvm.x86.avx512fp16.mask.vcvtsh2sd.round" => "__builtin_ia32_vcvtsh2sd_round_mask",
5095 "llvm.x86.avx512fp16.mask.vcvtsh2ss.round" => "__builtin_ia32_vcvtsh2ss_round_mask",
5096 "llvm.x86.avx512fp16.mask.vcvtss2sh.round" => "__builtin_ia32_vcvtss2sh_round_mask",
5097 "llvm.x86.avx512fp16.mask.vcvttph2dq.128" => "__builtin_ia32_vcvttph2dq128_mask",
5098 "llvm.x86.avx512fp16.mask.vcvttph2dq.256" => "__builtin_ia32_vcvttph2dq256_mask",
5099 "llvm.x86.avx512fp16.mask.vcvttph2dq.512" => "__builtin_ia32_vcvttph2dq512_mask",
5100 "llvm.x86.avx512fp16.mask.vcvttph2qq.128" => "__builtin_ia32_vcvttph2qq128_mask",
5101 "llvm.x86.avx512fp16.mask.vcvttph2qq.256" => "__builtin_ia32_vcvttph2qq256_mask",
5102 "llvm.x86.avx512fp16.mask.vcvttph2qq.512" => "__builtin_ia32_vcvttph2qq512_mask",
5103 "llvm.x86.avx512fp16.mask.vcvttph2udq.128" => "__builtin_ia32_vcvttph2udq128_mask",
5104 "llvm.x86.avx512fp16.mask.vcvttph2udq.256" => "__builtin_ia32_vcvttph2udq256_mask",
5105 "llvm.x86.avx512fp16.mask.vcvttph2udq.512" => "__builtin_ia32_vcvttph2udq512_mask",
5106 "llvm.x86.avx512fp16.mask.vcvttph2uqq.128" => "__builtin_ia32_vcvttph2uqq128_mask",
5107 "llvm.x86.avx512fp16.mask.vcvttph2uqq.256" => "__builtin_ia32_vcvttph2uqq256_mask",
5108 "llvm.x86.avx512fp16.mask.vcvttph2uqq.512" => "__builtin_ia32_vcvttph2uqq512_mask",
5109 "llvm.x86.avx512fp16.mask.vcvttph2uw.128" => "__builtin_ia32_vcvttph2uw128_mask",
5110 "llvm.x86.avx512fp16.mask.vcvttph2uw.256" => "__builtin_ia32_vcvttph2uw256_mask",
5111 "llvm.x86.avx512fp16.mask.vcvttph2uw.512" => "__builtin_ia32_vcvttph2uw512_mask",
5112 "llvm.x86.avx512fp16.mask.vcvttph2w.128" => "__builtin_ia32_vcvttph2w128_mask",
5113 "llvm.x86.avx512fp16.mask.vcvttph2w.256" => "__builtin_ia32_vcvttph2w256_mask",
5114 "llvm.x86.avx512fp16.mask.vcvttph2w.512" => "__builtin_ia32_vcvttph2w512_mask",
5115 "llvm.x86.avx512fp16.mask.vcvtudq2ph.128" => "__builtin_ia32_vcvtudq2ph128_mask",
5116 "llvm.x86.avx512fp16.mask.vcvtuqq2ph.128" => "__builtin_ia32_vcvtuqq2ph128_mask",
5117 "llvm.x86.avx512fp16.mask.vcvtuqq2ph.256" => "__builtin_ia32_vcvtuqq2ph256_mask",
5118 "llvm.x86.avx512fp16.mask.vfcmadd.cph.128" => "__builtin_ia32_vfcmaddcph128_mask",
5119 "llvm.x86.avx512fp16.mask.vfcmadd.cph.256" => "__builtin_ia32_vfcmaddcph256_mask",
5120 "llvm.x86.avx512fp16.mask.vfcmadd.cph.512" => "__builtin_ia32_vfcmaddcph512_mask3",
5121 "llvm.x86.avx512fp16.mask.vfcmadd.csh" => "__builtin_ia32_vfcmaddcsh_mask",
5122 "llvm.x86.avx512fp16.mask.vfcmul.cph.128" => "__builtin_ia32_vfcmulcph128_mask",
5123 "llvm.x86.avx512fp16.mask.vfcmul.cph.256" => "__builtin_ia32_vfcmulcph256_mask",
5124 "llvm.x86.avx512fp16.mask.vfcmul.cph.512" => "__builtin_ia32_vfcmulcph512_mask",
5125 "llvm.x86.avx512fp16.mask.vfcmul.csh" => "__builtin_ia32_vfcmulcsh_mask",
5126 "llvm.x86.avx512fp16.mask.vfmadd.cph.128" => "__builtin_ia32_vfmaddcph128_mask",
5127 "llvm.x86.avx512fp16.mask.vfmadd.cph.256" => "__builtin_ia32_vfmaddcph256_mask",
5128 "llvm.x86.avx512fp16.mask.vfmadd.cph.512" => "__builtin_ia32_vfmaddcph512_mask3",
5129 "llvm.x86.avx512fp16.mask.vfmadd.csh" => "__builtin_ia32_vfmaddcsh_mask",
5130 "llvm.x86.avx512fp16.mask.vfmul.cph.128" => "__builtin_ia32_vfmulcph128_mask",
5131 "llvm.x86.avx512fp16.mask.vfmul.cph.256" => "__builtin_ia32_vfmulcph256_mask",
5132 "llvm.x86.avx512fp16.mask.vfmul.cph.512" => "__builtin_ia32_vfmulcph512_mask",
5133 "llvm.x86.avx512fp16.mask.vfmul.csh" => "__builtin_ia32_vfmulcsh_mask",
5134 "llvm.x86.avx512fp16.maskz.vfcmadd.cph.128" => "__builtin_ia32_vfcmaddcph128_maskz",
5135 "llvm.x86.avx512fp16.maskz.vfcmadd.cph.256" => "__builtin_ia32_vfcmaddcph256_maskz",
5136 "llvm.x86.avx512fp16.maskz.vfcmadd.cph.512" => "__builtin_ia32_vfcmaddcph512_maskz",
5137 "llvm.x86.avx512fp16.maskz.vfcmadd.csh" => "__builtin_ia32_vfcmaddcsh_maskz",
5138 "llvm.x86.avx512fp16.maskz.vfmadd.cph.128" => "__builtin_ia32_vfmaddcph128_maskz",
5139 "llvm.x86.avx512fp16.maskz.vfmadd.cph.256" => "__builtin_ia32_vfmaddcph256_maskz",
5140 "llvm.x86.avx512fp16.maskz.vfmadd.cph.512" => "__builtin_ia32_vfmaddcph512_maskz",
5141 "llvm.x86.avx512fp16.maskz.vfmadd.csh" => "__builtin_ia32_vfmaddcsh_maskz",
5142 "llvm.x86.avx512fp16.max.ph.128" => "__builtin_ia32_maxph128",
5143 "llvm.x86.avx512fp16.max.ph.256" => "__builtin_ia32_maxph256",
5144 "llvm.x86.avx512fp16.max.ph.512" => "__builtin_ia32_maxph512",
5145 "llvm.x86.avx512fp16.min.ph.128" => "__builtin_ia32_minph128",
5146 "llvm.x86.avx512fp16.min.ph.256" => "__builtin_ia32_minph256",
5147 "llvm.x86.avx512fp16.min.ph.512" => "__builtin_ia32_minph512",
5148 "llvm.x86.avx512fp16.mul.ph.512" => "__builtin_ia32_mulph512",
5149 "llvm.x86.avx512fp16.sub.ph.512" => "__builtin_ia32_subph512",
5150 "llvm.x86.avx512fp16.vcomi.sh" => "__builtin_ia32_vcomish",
5151 "llvm.x86.avx512fp16.vcvtsh2si32" => "__builtin_ia32_vcvtsh2si32",
5152 "llvm.x86.avx512fp16.vcvtsh2si64" => "__builtin_ia32_vcvtsh2si64",
5153 "llvm.x86.avx512fp16.vcvtsh2usi32" => "__builtin_ia32_vcvtsh2usi32",
5154 "llvm.x86.avx512fp16.vcvtsh2usi64" => "__builtin_ia32_vcvtsh2usi64",
5155 "llvm.x86.avx512fp16.vcvtsi2sh" => "__builtin_ia32_vcvtsi2sh",
5156 "llvm.x86.avx512fp16.vcvtsi642sh" => "__builtin_ia32_vcvtsi642sh",
5157 "llvm.x86.avx512fp16.vcvttsh2si32" => "__builtin_ia32_vcvttsh2si32",
5158 "llvm.x86.avx512fp16.vcvttsh2si64" => "__builtin_ia32_vcvttsh2si64",
5159 "llvm.x86.avx512fp16.vcvttsh2usi32" => "__builtin_ia32_vcvttsh2usi32",
5160 "llvm.x86.avx512fp16.vcvttsh2usi64" => "__builtin_ia32_vcvttsh2usi64",
5161 "llvm.x86.avx512fp16.vcvtusi2sh" => "__builtin_ia32_vcvtusi2sh",
5162 "llvm.x86.avx512fp16.vcvtusi642sh" => "__builtin_ia32_vcvtusi642sh",
5163 "llvm.x86.avx512fp16.vfmaddsub.ph.128" => "__builtin_ia32_vfmaddsubph",
5164 "llvm.x86.avx512fp16.vfmaddsub.ph.256" => "__builtin_ia32_vfmaddsubph256",
5165 "llvm.x86.bmi.bextr.32" => "__builtin_ia32_bextr_u32",
5166 "llvm.x86.bmi.bextr.64" => "__builtin_ia32_bextr_u64",
5167 "llvm.x86.bmi.bzhi.32" => "__builtin_ia32_bzhi_si",
5168 "llvm.x86.bmi.bzhi.64" => "__builtin_ia32_bzhi_di",
5169 "llvm.x86.bmi.pdep.32" => "__builtin_ia32_pdep_si",
5170 "llvm.x86.bmi.pdep.64" => "__builtin_ia32_pdep_di",
5171 "llvm.x86.bmi.pext.32" => "__builtin_ia32_pext_si",
5172 "llvm.x86.bmi.pext.64" => "__builtin_ia32_pext_di",
5173 "llvm.x86.cldemote" => "__builtin_ia32_cldemote",
5174 "llvm.x86.clflushopt" => "__builtin_ia32_clflushopt",
5175 "llvm.x86.clrssbsy" => "__builtin_ia32_clrssbsy",
5176 "llvm.x86.clui" => "__builtin_ia32_clui",
5177 "llvm.x86.clwb" => "__builtin_ia32_clwb",
5178 "llvm.x86.clzero" => "__builtin_ia32_clzero",
5179 "llvm.x86.directstore32" => "__builtin_ia32_directstore_u32",
5180 "llvm.x86.directstore64" => "__builtin_ia32_directstore_u64",
5181 "llvm.x86.enqcmd" => "__builtin_ia32_enqcmd",
5182 "llvm.x86.enqcmds" => "__builtin_ia32_enqcmds",
5183 "llvm.x86.flags.read.u32" => "__builtin_ia32_readeflags_u32",
5184 "llvm.x86.flags.read.u64" => "__builtin_ia32_readeflags_u64",
5185 "llvm.x86.flags.write.u32" => "__builtin_ia32_writeeflags_u32",
5186 "llvm.x86.flags.write.u64" => "__builtin_ia32_writeeflags_u64",
5187 "llvm.x86.fma.mask.vfmadd.pd.512" => "__builtin_ia32_vfmaddpd512_mask",
5188 "llvm.x86.fma.mask.vfmadd.ps.512" => "__builtin_ia32_vfmaddps512_mask",
5189 "llvm.x86.fma.mask.vfmaddsub.pd.512" => "__builtin_ia32_vfmaddsubpd512_mask",
5190 "llvm.x86.fma.mask.vfmaddsub.ps.512" => "__builtin_ia32_vfmaddsubps512_mask",
5191 "llvm.x86.fma.mask.vfmsub.pd.512" => "__builtin_ia32_vfmsubpd512_mask",
5192 "llvm.x86.fma.mask.vfmsub.ps.512" => "__builtin_ia32_vfmsubps512_mask",
5193 "llvm.x86.fma.mask.vfmsubadd.pd.512" => "__builtin_ia32_vfmsubaddpd512_mask",
5194 "llvm.x86.fma.mask.vfmsubadd.ps.512" => "__builtin_ia32_vfmsubaddps512_mask",
5195 "llvm.x86.fma.mask.vfnmadd.pd.512" => "__builtin_ia32_vfnmaddpd512_mask",
5196 "llvm.x86.fma.mask.vfnmadd.ps.512" => "__builtin_ia32_vfnmaddps512_mask",
5197 "llvm.x86.fma.mask.vfnmsub.pd.512" => "__builtin_ia32_vfnmsubpd512_mask",
5198 "llvm.x86.fma.mask.vfnmsub.ps.512" => "__builtin_ia32_vfnmsubps512_mask",
5199 "llvm.x86.fma.vfmadd.pd" => "__builtin_ia32_vfmaddpd",
5200 "llvm.x86.fma.vfmadd.pd.256" => "__builtin_ia32_vfmaddpd256",
5201 "llvm.x86.fma.vfmadd.ps" => "__builtin_ia32_vfmaddps",
5202 "llvm.x86.fma.vfmadd.ps.256" => "__builtin_ia32_vfmaddps256",
5203 "llvm.x86.fma.vfmadd.sd" => "__builtin_ia32_vfmaddsd",
5204 "llvm.x86.fma.vfmadd.ss" => "__builtin_ia32_vfmaddss",
5205 "llvm.x86.fma.vfmaddsub.pd" => "__builtin_ia32_vfmaddsubpd",
5206 "llvm.x86.fma.vfmaddsub.pd.256" => "__builtin_ia32_vfmaddsubpd256",
5207 "llvm.x86.fma.vfmaddsub.ps" => "__builtin_ia32_vfmaddsubps",
5208 "llvm.x86.fma.vfmaddsub.ps.256" => "__builtin_ia32_vfmaddsubps256",
5209 "llvm.x86.fma.vfmsub.pd" => "__builtin_ia32_vfmsubpd",
5210 "llvm.x86.fma.vfmsub.pd.256" => "__builtin_ia32_vfmsubpd256",
5211 "llvm.x86.fma.vfmsub.ps" => "__builtin_ia32_vfmsubps",
5212 "llvm.x86.fma.vfmsub.ps.256" => "__builtin_ia32_vfmsubps256",
5213 "llvm.x86.fma.vfmsub.sd" => "__builtin_ia32_vfmsubsd",
5214 "llvm.x86.fma.vfmsub.ss" => "__builtin_ia32_vfmsubss",
5215 "llvm.x86.fma.vfmsubadd.pd" => "__builtin_ia32_vfmsubaddpd",
5216 "llvm.x86.fma.vfmsubadd.pd.256" => "__builtin_ia32_vfmsubaddpd256",
5217 "llvm.x86.fma.vfmsubadd.ps" => "__builtin_ia32_vfmsubaddps",
5218 "llvm.x86.fma.vfmsubadd.ps.256" => "__builtin_ia32_vfmsubaddps256",
5219 "llvm.x86.fma.vfnmadd.pd" => "__builtin_ia32_vfnmaddpd",
5220 "llvm.x86.fma.vfnmadd.pd.256" => "__builtin_ia32_vfnmaddpd256",
5221 "llvm.x86.fma.vfnmadd.ps" => "__builtin_ia32_vfnmaddps",
5222 "llvm.x86.fma.vfnmadd.ps.256" => "__builtin_ia32_vfnmaddps256",
5223 "llvm.x86.fma.vfnmadd.sd" => "__builtin_ia32_vfnmaddsd",
5224 "llvm.x86.fma.vfnmadd.ss" => "__builtin_ia32_vfnmaddss",
5225 "llvm.x86.fma.vfnmsub.pd" => "__builtin_ia32_vfnmsubpd",
5226 "llvm.x86.fma.vfnmsub.pd.256" => "__builtin_ia32_vfnmsubpd256",
5227 "llvm.x86.fma.vfnmsub.ps" => "__builtin_ia32_vfnmsubps",
5228 "llvm.x86.fma.vfnmsub.ps.256" => "__builtin_ia32_vfnmsubps256",
5229 "llvm.x86.fma.vfnmsub.sd" => "__builtin_ia32_vfnmsubsd",
5230 "llvm.x86.fma.vfnmsub.ss" => "__builtin_ia32_vfnmsubss",
5231 "llvm.x86.fxrstor" => "__builtin_ia32_fxrstor",
5232 "llvm.x86.fxrstor64" => "__builtin_ia32_fxrstor64",
5233 "llvm.x86.fxsave" => "__builtin_ia32_fxsave",
5234 "llvm.x86.fxsave64" => "__builtin_ia32_fxsave64",
5235 "llvm.x86.incsspd" => "__builtin_ia32_incsspd",
5236 "llvm.x86.incsspq" => "__builtin_ia32_incsspq",
5237 "llvm.x86.invpcid" => "__builtin_ia32_invpcid",
5238 "llvm.x86.ldtilecfg" => "__builtin_ia32_tile_loadconfig",
5239 "llvm.x86.ldtilecfg.internal" => "__builtin_ia32_tile_loadconfig_internal",
5240 "llvm.x86.llwpcb" => "__builtin_ia32_llwpcb",
5241 "llvm.x86.loadiwkey" => "__builtin_ia32_loadiwkey",
5242 "llvm.x86.lwpins32" => "__builtin_ia32_lwpins32",
5243 "llvm.x86.lwpins64" => "__builtin_ia32_lwpins64",
5244 "llvm.x86.lwpval32" => "__builtin_ia32_lwpval32",
5245 "llvm.x86.lwpval64" => "__builtin_ia32_lwpval64",
5246 "llvm.x86.mmx.emms" => "__builtin_ia32_emms",
5247 "llvm.x86.mmx.femms" => "__builtin_ia32_femms",
5248 "llvm.x86.mmx.maskmovq" => "__builtin_ia32_maskmovq",
5249 "llvm.x86.mmx.movnt.dq" => "__builtin_ia32_movntq",
5250 "llvm.x86.mmx.packssdw" => "__builtin_ia32_packssdw",
5251 "llvm.x86.mmx.packsswb" => "__builtin_ia32_packsswb",
5252 "llvm.x86.mmx.packuswb" => "__builtin_ia32_packuswb",
5253 "llvm.x86.mmx.padd.b" => "__builtin_ia32_paddb",
5254 "llvm.x86.mmx.padd.d" => "__builtin_ia32_paddd",
5255 "llvm.x86.mmx.padd.q" => "__builtin_ia32_paddq",
5256 "llvm.x86.mmx.padd.w" => "__builtin_ia32_paddw",
5257 "llvm.x86.mmx.padds.b" => "__builtin_ia32_paddsb",
5258 "llvm.x86.mmx.padds.w" => "__builtin_ia32_paddsw",
5259 "llvm.x86.mmx.paddus.b" => "__builtin_ia32_paddusb",
5260 "llvm.x86.mmx.paddus.w" => "__builtin_ia32_paddusw",
5261 "llvm.x86.mmx.palignr.b" => "__builtin_ia32_palignr",
5262 "llvm.x86.mmx.pand" => "__builtin_ia32_pand",
5263 "llvm.x86.mmx.pandn" => "__builtin_ia32_pandn",
5264 "llvm.x86.mmx.pavg.b" => "__builtin_ia32_pavgb",
5265 "llvm.x86.mmx.pavg.w" => "__builtin_ia32_pavgw",
5266 "llvm.x86.mmx.pcmpeq.b" => "__builtin_ia32_pcmpeqb",
5267 "llvm.x86.mmx.pcmpeq.d" => "__builtin_ia32_pcmpeqd",
5268 "llvm.x86.mmx.pcmpeq.w" => "__builtin_ia32_pcmpeqw",
5269 "llvm.x86.mmx.pcmpgt.b" => "__builtin_ia32_pcmpgtb",
5270 "llvm.x86.mmx.pcmpgt.d" => "__builtin_ia32_pcmpgtd",
5271 "llvm.x86.mmx.pcmpgt.w" => "__builtin_ia32_pcmpgtw",
5272 "llvm.x86.mmx.pextr.w" => "__builtin_ia32_vec_ext_v4hi",
5273 "llvm.x86.mmx.pinsr.w" => "__builtin_ia32_vec_set_v4hi",
5274 "llvm.x86.mmx.pmadd.wd" => "__builtin_ia32_pmaddwd",
5275 "llvm.x86.mmx.pmaxs.w" => "__builtin_ia32_pmaxsw",
5276 "llvm.x86.mmx.pmaxu.b" => "__builtin_ia32_pmaxub",
5277 "llvm.x86.mmx.pmins.w" => "__builtin_ia32_pminsw",
5278 "llvm.x86.mmx.pminu.b" => "__builtin_ia32_pminub",
5279 "llvm.x86.mmx.pmovmskb" => "__builtin_ia32_pmovmskb",
5280 "llvm.x86.mmx.pmulh.w" => "__builtin_ia32_pmulhw",
5281 "llvm.x86.mmx.pmulhu.w" => "__builtin_ia32_pmulhuw",
5282 "llvm.x86.mmx.pmull.w" => "__builtin_ia32_pmullw",
5283 "llvm.x86.mmx.pmulu.dq" => "__builtin_ia32_pmuludq",
5284 "llvm.x86.mmx.por" => "__builtin_ia32_por",
5285 "llvm.x86.mmx.psad.bw" => "__builtin_ia32_psadbw",
5286 "llvm.x86.mmx.psll.d" => "__builtin_ia32_pslld",
5287 "llvm.x86.mmx.psll.q" => "__builtin_ia32_psllq",
5288 "llvm.x86.mmx.psll.w" => "__builtin_ia32_psllw",
5289 "llvm.x86.mmx.pslli.d" => "__builtin_ia32_pslldi",
5290 "llvm.x86.mmx.pslli.q" => "__builtin_ia32_psllqi",
5291 "llvm.x86.mmx.pslli.w" => "__builtin_ia32_psllwi",
5292 "llvm.x86.mmx.psra.d" => "__builtin_ia32_psrad",
5293 "llvm.x86.mmx.psra.w" => "__builtin_ia32_psraw",
5294 "llvm.x86.mmx.psrai.d" => "__builtin_ia32_psradi",
5295 "llvm.x86.mmx.psrai.w" => "__builtin_ia32_psrawi",
5296 "llvm.x86.mmx.psrl.d" => "__builtin_ia32_psrld",
5297 "llvm.x86.mmx.psrl.q" => "__builtin_ia32_psrlq",
5298 "llvm.x86.mmx.psrl.w" => "__builtin_ia32_psrlw",
5299 "llvm.x86.mmx.psrli.d" => "__builtin_ia32_psrldi",
5300 "llvm.x86.mmx.psrli.q" => "__builtin_ia32_psrlqi",
5301 "llvm.x86.mmx.psrli.w" => "__builtin_ia32_psrlwi",
5302 "llvm.x86.mmx.psub.b" => "__builtin_ia32_psubb",
5303 "llvm.x86.mmx.psub.d" => "__builtin_ia32_psubd",
5304 "llvm.x86.mmx.psub.q" => "__builtin_ia32_psubq",
5305 "llvm.x86.mmx.psub.w" => "__builtin_ia32_psubw",
5306 "llvm.x86.mmx.psubs.b" => "__builtin_ia32_psubsb",
5307 "llvm.x86.mmx.psubs.w" => "__builtin_ia32_psubsw",
5308 "llvm.x86.mmx.psubus.b" => "__builtin_ia32_psubusb",
5309 "llvm.x86.mmx.psubus.w" => "__builtin_ia32_psubusw",
5310 "llvm.x86.mmx.punpckhbw" => "__builtin_ia32_punpckhbw",
5311 "llvm.x86.mmx.punpckhdq" => "__builtin_ia32_punpckhdq",
5312 "llvm.x86.mmx.punpckhwd" => "__builtin_ia32_punpckhwd",
5313 "llvm.x86.mmx.punpcklbw" => "__builtin_ia32_punpcklbw",
5314 "llvm.x86.mmx.punpckldq" => "__builtin_ia32_punpckldq",
5315 "llvm.x86.mmx.punpcklwd" => "__builtin_ia32_punpcklwd",
5316 "llvm.x86.mmx.pxor" => "__builtin_ia32_pxor",
5317 "llvm.x86.monitorx" => "__builtin_ia32_monitorx",
5318 "llvm.x86.movdir64b" => "__builtin_ia32_movdir64b",
5319 "llvm.x86.mwaitx" => "__builtin_ia32_mwaitx",
5320 "llvm.x86.pclmulqdq" => "__builtin_ia32_pclmulqdq128",
5321 "llvm.x86.pclmulqdq.256" => "__builtin_ia32_pclmulqdq256",
5322 "llvm.x86.pclmulqdq.512" => "__builtin_ia32_pclmulqdq512",
5323 "llvm.x86.ptwrite32" => "__builtin_ia32_ptwrite32",
5324 "llvm.x86.ptwrite64" => "__builtin_ia32_ptwrite64",
5325 "llvm.x86.rdfsbase.32" => "__builtin_ia32_rdfsbase32",
5326 "llvm.x86.rdfsbase.64" => "__builtin_ia32_rdfsbase64",
5327 "llvm.x86.rdgsbase.32" => "__builtin_ia32_rdgsbase32",
5328 "llvm.x86.rdgsbase.64" => "__builtin_ia32_rdgsbase64",
5329 "llvm.x86.rdpid" => "__builtin_ia32_rdpid",
5330 "llvm.x86.rdpkru" => "__builtin_ia32_rdpkru",
5331 "llvm.x86.rdpmc" => "__builtin_ia32_rdpmc",
5332 "llvm.x86.rdsspd" => "__builtin_ia32_rdsspd",
5333 "llvm.x86.rdsspq" => "__builtin_ia32_rdsspq",
5334 "llvm.x86.rdtsc" => "__builtin_ia32_rdtsc",
5335 "llvm.x86.rdtscp" => "__builtin_ia32_rdtscp",
5336 "llvm.x86.rstorssp" => "__builtin_ia32_rstorssp",
5337 "llvm.x86.saveprevssp" => "__builtin_ia32_saveprevssp",
5338 "llvm.x86.senduipi" => "__builtin_ia32_senduipi",
5339 "llvm.x86.serialize" => "__builtin_ia32_serialize",
5340 "llvm.x86.setssbsy" => "__builtin_ia32_setssbsy",
5341 "llvm.x86.sha1msg1" => "__builtin_ia32_sha1msg1",
5342 "llvm.x86.sha1msg2" => "__builtin_ia32_sha1msg2",
5343 "llvm.x86.sha1nexte" => "__builtin_ia32_sha1nexte",
5344 "llvm.x86.sha1rnds4" => "__builtin_ia32_sha1rnds4",
5345 "llvm.x86.sha256msg1" => "__builtin_ia32_sha256msg1",
5346 "llvm.x86.sha256msg2" => "__builtin_ia32_sha256msg2",
5347 "llvm.x86.sha256rnds2" => "__builtin_ia32_sha256rnds2",
5348 "llvm.x86.slwpcb" => "__builtin_ia32_slwpcb",
5349 "llvm.x86.sse.add.ss" => "__builtin_ia32_addss",
5350 "llvm.x86.sse.cmp.ps" => "__builtin_ia32_cmpps",
5351 "llvm.x86.sse.cmp.ss" => "__builtin_ia32_cmpss",
5352 "llvm.x86.sse.comieq.ss" => "__builtin_ia32_comieq",
5353 "llvm.x86.sse.comige.ss" => "__builtin_ia32_comige",
5354 "llvm.x86.sse.comigt.ss" => "__builtin_ia32_comigt",
5355 "llvm.x86.sse.comile.ss" => "__builtin_ia32_comile",
5356 "llvm.x86.sse.comilt.ss" => "__builtin_ia32_comilt",
5357 "llvm.x86.sse.comineq.ss" => "__builtin_ia32_comineq",
5358 "llvm.x86.sse.cvtpd2pi" => "__builtin_ia32_cvtpd2pi",
5359 "llvm.x86.sse.cvtpi2pd" => "__builtin_ia32_cvtpi2pd",
5360 "llvm.x86.sse.cvtpi2ps" => "__builtin_ia32_cvtpi2ps",
5361 "llvm.x86.sse.cvtps2pi" => "__builtin_ia32_cvtps2pi",
5362 "llvm.x86.sse.cvtsi2ss" => "__builtin_ia32_cvtsi2ss",
5363 "llvm.x86.sse.cvtsi642ss" => "__builtin_ia32_cvtsi642ss",
5364 "llvm.x86.sse.cvtss2si" => "__builtin_ia32_cvtss2si",
5365 "llvm.x86.sse.cvtss2si64" => "__builtin_ia32_cvtss2si64",
5366 "llvm.x86.sse.cvttpd2pi" => "__builtin_ia32_cvttpd2pi",
5367 "llvm.x86.sse.cvttps2pi" => "__builtin_ia32_cvttps2pi",
5368 "llvm.x86.sse.cvttss2si" => "__builtin_ia32_cvttss2si",
5369 "llvm.x86.sse.cvttss2si64" => "__builtin_ia32_cvttss2si64",
5370 "llvm.x86.sse.div.ss" => "__builtin_ia32_divss",
5371 "llvm.x86.sse.max.ps" => "__builtin_ia32_maxps",
5372 "llvm.x86.sse.max.ss" => "__builtin_ia32_maxss",
5373 "llvm.x86.sse.min.ps" => "__builtin_ia32_minps",
5374 "llvm.x86.sse.min.ss" => "__builtin_ia32_minss",
5375 "llvm.x86.sse.movmsk.ps" => "__builtin_ia32_movmskps",
5376 "llvm.x86.sse.mul.ss" => "__builtin_ia32_mulss",
5377 "llvm.x86.sse.pshuf.w" => "__builtin_ia32_pshufw",
5378 "llvm.x86.sse.rcp.ps" => "__builtin_ia32_rcpps",
5379 "llvm.x86.sse.rcp.ss" => "__builtin_ia32_rcpss",
5380 "llvm.x86.sse.rsqrt.ps" => "__builtin_ia32_rsqrtps",
5381 "llvm.x86.sse.rsqrt.ss" => "__builtin_ia32_rsqrtss",
5382 "llvm.x86.sse.sfence" => "__builtin_ia32_sfence",
5383 "llvm.x86.sse.sqrt.ps" => "__builtin_ia32_sqrtps",
5384 "llvm.x86.sse.sqrt.ss" => "__builtin_ia32_sqrtss",
5385 "llvm.x86.sse.storeu.ps" => "__builtin_ia32_storeups",
5386 "llvm.x86.sse.sub.ss" => "__builtin_ia32_subss",
5387 "llvm.x86.sse.ucomieq.ss" => "__builtin_ia32_ucomieq",
5388 "llvm.x86.sse.ucomige.ss" => "__builtin_ia32_ucomige",
5389 "llvm.x86.sse.ucomigt.ss" => "__builtin_ia32_ucomigt",
5390 "llvm.x86.sse.ucomile.ss" => "__builtin_ia32_ucomile",
5391 "llvm.x86.sse.ucomilt.ss" => "__builtin_ia32_ucomilt",
5392 "llvm.x86.sse.ucomineq.ss" => "__builtin_ia32_ucomineq",
5393 "llvm.x86.sse2.add.sd" => "__builtin_ia32_addsd",
5394 "llvm.x86.sse2.clflush" => "__builtin_ia32_clflush",
5395 "llvm.x86.sse2.cmp.pd" => "__builtin_ia32_cmppd",
5396 "llvm.x86.sse2.cmp.sd" => "__builtin_ia32_cmpsd",
5397 "llvm.x86.sse2.comieq.sd" => "__builtin_ia32_comisdeq",
5398 "llvm.x86.sse2.comige.sd" => "__builtin_ia32_comisdge",
5399 "llvm.x86.sse2.comigt.sd" => "__builtin_ia32_comisdgt",
5400 "llvm.x86.sse2.comile.sd" => "__builtin_ia32_comisdle",
5401 "llvm.x86.sse2.comilt.sd" => "__builtin_ia32_comisdlt",
5402 "llvm.x86.sse2.comineq.sd" => "__builtin_ia32_comisdneq",
5403 "llvm.x86.sse2.cvtdq2pd" => "__builtin_ia32_cvtdq2pd",
5404 "llvm.x86.sse2.cvtdq2ps" => "__builtin_ia32_cvtdq2ps",
5405 "llvm.x86.sse2.cvtpd2dq" => "__builtin_ia32_cvtpd2dq",
5406 "llvm.x86.sse2.cvtpd2ps" => "__builtin_ia32_cvtpd2ps",
5407 "llvm.x86.sse2.cvtps2dq" => "__builtin_ia32_cvtps2dq",
5408 "llvm.x86.sse2.cvtps2pd" => "__builtin_ia32_cvtps2pd",
5409 "llvm.x86.sse2.cvtsd2si" => "__builtin_ia32_cvtsd2si",
5410 "llvm.x86.sse2.cvtsd2si64" => "__builtin_ia32_cvtsd2si64",
5411 "llvm.x86.sse2.cvtsd2ss" => "__builtin_ia32_cvtsd2ss",
5412 "llvm.x86.sse2.cvtsi2sd" => "__builtin_ia32_cvtsi2sd",
5413 "llvm.x86.sse2.cvtsi642sd" => "__builtin_ia32_cvtsi642sd",
5414 "llvm.x86.sse2.cvtss2sd" => "__builtin_ia32_cvtss2sd",
5415 "llvm.x86.sse2.cvttpd2dq" => "__builtin_ia32_cvttpd2dq",
5416 "llvm.x86.sse2.cvttps2dq" => "__builtin_ia32_cvttps2dq",
5417 "llvm.x86.sse2.cvttsd2si" => "__builtin_ia32_cvttsd2si",
5418 "llvm.x86.sse2.cvttsd2si64" => "__builtin_ia32_cvttsd2si64",
5419 "llvm.x86.sse2.div.sd" => "__builtin_ia32_divsd",
5420 "llvm.x86.sse2.lfence" => "__builtin_ia32_lfence",
5421 "llvm.x86.sse2.maskmov.dqu" => "__builtin_ia32_maskmovdqu",
5422 "llvm.x86.sse2.max.pd" => "__builtin_ia32_maxpd",
5423 "llvm.x86.sse2.max.sd" => "__builtin_ia32_maxsd",
5424 "llvm.x86.sse2.mfence" => "__builtin_ia32_mfence",
5425 "llvm.x86.sse2.min.pd" => "__builtin_ia32_minpd",
5426 "llvm.x86.sse2.min.sd" => "__builtin_ia32_minsd",
5427 "llvm.x86.sse2.movmsk.pd" => "__builtin_ia32_movmskpd",
5428 "llvm.x86.sse2.mul.sd" => "__builtin_ia32_mulsd",
5429 "llvm.x86.sse2.packssdw.128" => "__builtin_ia32_packssdw128",
5430 "llvm.x86.sse2.packsswb.128" => "__builtin_ia32_packsswb128",
5431 "llvm.x86.sse2.packuswb.128" => "__builtin_ia32_packuswb128",
5432 "llvm.x86.sse2.padds.b" => "__builtin_ia32_paddsb128",
5433 "llvm.x86.sse2.padds.w" => "__builtin_ia32_paddsw128",
5434 "llvm.x86.sse2.paddus.b" => "__builtin_ia32_paddusb128",
5435 "llvm.x86.sse2.paddus.w" => "__builtin_ia32_paddusw128",
5436 "llvm.x86.sse2.pause" => "__builtin_ia32_pause",
5437 "llvm.x86.sse2.pavg.b" => "__builtin_ia32_pavgb128",
5438 "llvm.x86.sse2.pavg.w" => "__builtin_ia32_pavgw128",
5439 "llvm.x86.sse2.pmadd.wd" => "__builtin_ia32_pmaddwd128",
5440 "llvm.x86.sse2.pmaxs.w" => "__builtin_ia32_pmaxsw128",
5441 "llvm.x86.sse2.pmaxu.b" => "__builtin_ia32_pmaxub128",
5442 "llvm.x86.sse2.pmins.w" => "__builtin_ia32_pminsw128",
5443 "llvm.x86.sse2.pminu.b" => "__builtin_ia32_pminub128",
5444 "llvm.x86.sse2.pmovmskb.128" => "__builtin_ia32_pmovmskb128",
5445 "llvm.x86.sse2.pmulh.w" => "__builtin_ia32_pmulhw128",
5446 "llvm.x86.sse2.pmulhu.w" => "__builtin_ia32_pmulhuw128",
5447 "llvm.x86.sse2.pmulu.dq" => "__builtin_ia32_pmuludq128",
5448 "llvm.x86.sse2.psad.bw" => "__builtin_ia32_psadbw128",
5449 "llvm.x86.sse2.pshuf.d" => "__builtin_ia32_pshufd",
5450 "llvm.x86.sse2.pshufh.w" => "__builtin_ia32_pshufhw",
5451 "llvm.x86.sse2.pshufl.w" => "__builtin_ia32_pshuflw",
5452 "llvm.x86.sse2.psll.d" => "__builtin_ia32_pslld128",
5453 "llvm.x86.sse2.psll.dq" => "__builtin_ia32_pslldqi128",
5454 "llvm.x86.sse2.psll.dq.bs" => "__builtin_ia32_pslldqi128_byteshift",
5455 "llvm.x86.sse2.psll.q" => "__builtin_ia32_psllq128",
5456 "llvm.x86.sse2.psll.w" => "__builtin_ia32_psllw128",
5457 "llvm.x86.sse2.pslli.d" => "__builtin_ia32_pslldi128",
5458 "llvm.x86.sse2.pslli.q" => "__builtin_ia32_psllqi128",
5459 "llvm.x86.sse2.pslli.w" => "__builtin_ia32_psllwi128",
5460 "llvm.x86.sse2.psra.d" => "__builtin_ia32_psrad128",
5461 "llvm.x86.sse2.psra.w" => "__builtin_ia32_psraw128",
5462 "llvm.x86.sse2.psrai.d" => "__builtin_ia32_psradi128",
5463 "llvm.x86.sse2.psrai.w" => "__builtin_ia32_psrawi128",
5464 "llvm.x86.sse2.psrl.d" => "__builtin_ia32_psrld128",
5465 "llvm.x86.sse2.psrl.dq" => "__builtin_ia32_psrldqi128",
5466 "llvm.x86.sse2.psrl.dq.bs" => "__builtin_ia32_psrldqi128_byteshift",
5467 "llvm.x86.sse2.psrl.q" => "__builtin_ia32_psrlq128",
5468 "llvm.x86.sse2.psrl.w" => "__builtin_ia32_psrlw128",
5469 "llvm.x86.sse2.psrli.d" => "__builtin_ia32_psrldi128",
5470 "llvm.x86.sse2.psrli.q" => "__builtin_ia32_psrlqi128",
5471 "llvm.x86.sse2.psrli.w" => "__builtin_ia32_psrlwi128",
5472 "llvm.x86.sse2.psubs.b" => "__builtin_ia32_psubsb128",
5473 "llvm.x86.sse2.psubs.w" => "__builtin_ia32_psubsw128",
5474 "llvm.x86.sse2.psubus.b" => "__builtin_ia32_psubusb128",
5475 "llvm.x86.sse2.psubus.w" => "__builtin_ia32_psubusw128",
5476 "llvm.x86.sse2.sqrt.pd" => "__builtin_ia32_sqrtpd",
5477 "llvm.x86.sse2.sqrt.sd" => "__builtin_ia32_sqrtsd",
5478 "llvm.x86.sse2.storel.dq" => "__builtin_ia32_storelv4si",
5479 "llvm.x86.sse2.storeu.dq" => "__builtin_ia32_storedqu",
5480 "llvm.x86.sse2.storeu.pd" => "__builtin_ia32_storeupd",
5481 "llvm.x86.sse2.sub.sd" => "__builtin_ia32_subsd",
5482 "llvm.x86.sse2.ucomieq.sd" => "__builtin_ia32_ucomisdeq",
5483 "llvm.x86.sse2.ucomige.sd" => "__builtin_ia32_ucomisdge",
5484 "llvm.x86.sse2.ucomigt.sd" => "__builtin_ia32_ucomisdgt",
5485 "llvm.x86.sse2.ucomile.sd" => "__builtin_ia32_ucomisdle",
5486 "llvm.x86.sse2.ucomilt.sd" => "__builtin_ia32_ucomisdlt",
5487 "llvm.x86.sse2.ucomineq.sd" => "__builtin_ia32_ucomisdneq",
5488 "llvm.x86.sse3.addsub.pd" => "__builtin_ia32_addsubpd",
5489 "llvm.x86.sse3.addsub.ps" => "__builtin_ia32_addsubps",
5490 "llvm.x86.sse3.hadd.pd" => "__builtin_ia32_haddpd",
5491 "llvm.x86.sse3.hadd.ps" => "__builtin_ia32_haddps",
5492 "llvm.x86.sse3.hsub.pd" => "__builtin_ia32_hsubpd",
5493 "llvm.x86.sse3.hsub.ps" => "__builtin_ia32_hsubps",
5494 "llvm.x86.sse3.ldu.dq" => "__builtin_ia32_lddqu",
5495 "llvm.x86.sse3.monitor" => "__builtin_ia32_monitor",
5496 "llvm.x86.sse3.mwait" => "__builtin_ia32_mwait",
5497 "llvm.x86.sse41.blendpd" => "__builtin_ia32_blendpd",
5498 "llvm.x86.sse41.blendps" => "__builtin_ia32_blendps",
5499 "llvm.x86.sse41.blendvpd" => "__builtin_ia32_blendvpd",
5500 "llvm.x86.sse41.blendvps" => "__builtin_ia32_blendvps",
5501 "llvm.x86.sse41.dppd" => "__builtin_ia32_dppd",
5502 "llvm.x86.sse41.dpps" => "__builtin_ia32_dpps",
5503 "llvm.x86.sse41.extractps" => "__builtin_ia32_extractps128",
5504 "llvm.x86.sse41.insertps" => "__builtin_ia32_insertps128",
5505 "llvm.x86.sse41.movntdqa" => "__builtin_ia32_movntdqa",
5506 "llvm.x86.sse41.mpsadbw" => "__builtin_ia32_mpsadbw128",
5507 "llvm.x86.sse41.packusdw" => "__builtin_ia32_packusdw128",
5508 "llvm.x86.sse41.pblendvb" => "__builtin_ia32_pblendvb128",
5509 "llvm.x86.sse41.pblendw" => "__builtin_ia32_pblendw128",
5510 "llvm.x86.sse41.phminposuw" => "__builtin_ia32_phminposuw128",
5511 "llvm.x86.sse41.pmaxsb" => "__builtin_ia32_pmaxsb128",
5512 "llvm.x86.sse41.pmaxsd" => "__builtin_ia32_pmaxsd128",
5513 "llvm.x86.sse41.pmaxud" => "__builtin_ia32_pmaxud128",
5514 "llvm.x86.sse41.pmaxuw" => "__builtin_ia32_pmaxuw128",
5515 "llvm.x86.sse41.pminsb" => "__builtin_ia32_pminsb128",
5516 "llvm.x86.sse41.pminsd" => "__builtin_ia32_pminsd128",
5517 "llvm.x86.sse41.pminud" => "__builtin_ia32_pminud128",
5518 "llvm.x86.sse41.pminuw" => "__builtin_ia32_pminuw128",
5519 "llvm.x86.sse41.pmovsxbd" => "__builtin_ia32_pmovsxbd128",
5520 "llvm.x86.sse41.pmovsxbq" => "__builtin_ia32_pmovsxbq128",
5521 "llvm.x86.sse41.pmovsxbw" => "__builtin_ia32_pmovsxbw128",
5522 "llvm.x86.sse41.pmovsxdq" => "__builtin_ia32_pmovsxdq128",
5523 "llvm.x86.sse41.pmovsxwd" => "__builtin_ia32_pmovsxwd128",
5524 "llvm.x86.sse41.pmovsxwq" => "__builtin_ia32_pmovsxwq128",
5525 "llvm.x86.sse41.pmovzxbd" => "__builtin_ia32_pmovzxbd128",
5526 "llvm.x86.sse41.pmovzxbq" => "__builtin_ia32_pmovzxbq128",
5527 "llvm.x86.sse41.pmovzxbw" => "__builtin_ia32_pmovzxbw128",
5528 "llvm.x86.sse41.pmovzxdq" => "__builtin_ia32_pmovzxdq128",
5529 "llvm.x86.sse41.pmovzxwd" => "__builtin_ia32_pmovzxwd128",
5530 "llvm.x86.sse41.pmovzxwq" => "__builtin_ia32_pmovzxwq128",
5531 "llvm.x86.sse41.pmuldq" => "__builtin_ia32_pmuldq128",
5532 "llvm.x86.sse41.ptestc" => "__builtin_ia32_ptestc128",
5533 "llvm.x86.sse41.ptestnzc" => "__builtin_ia32_ptestnzc128",
5534 "llvm.x86.sse41.ptestz" => "__builtin_ia32_ptestz128",
5535 "llvm.x86.sse41.round.pd" => "__builtin_ia32_roundpd",
5536 "llvm.x86.sse41.round.ps" => "__builtin_ia32_roundps",
5537 "llvm.x86.sse41.round.sd" => "__builtin_ia32_roundsd",
5538 "llvm.x86.sse41.round.ss" => "__builtin_ia32_roundss",
5539 "llvm.x86.sse42.crc32.32.16" => "__builtin_ia32_crc32hi",
5540 "llvm.x86.sse42.crc32.32.32" => "__builtin_ia32_crc32si",
5541 "llvm.x86.sse42.crc32.32.8" => "__builtin_ia32_crc32qi",
5542 "llvm.x86.sse42.crc32.64.64" => "__builtin_ia32_crc32di",
5543 "llvm.x86.sse42.pcmpestri128" => "__builtin_ia32_pcmpestri128",
5544 "llvm.x86.sse42.pcmpestria128" => "__builtin_ia32_pcmpestria128",
5545 "llvm.x86.sse42.pcmpestric128" => "__builtin_ia32_pcmpestric128",
5546 "llvm.x86.sse42.pcmpestrio128" => "__builtin_ia32_pcmpestrio128",
5547 "llvm.x86.sse42.pcmpestris128" => "__builtin_ia32_pcmpestris128",
5548 "llvm.x86.sse42.pcmpestriz128" => "__builtin_ia32_pcmpestriz128",
5549 "llvm.x86.sse42.pcmpestrm128" => "__builtin_ia32_pcmpestrm128",
5550 "llvm.x86.sse42.pcmpistri128" => "__builtin_ia32_pcmpistri128",
5551 "llvm.x86.sse42.pcmpistria128" => "__builtin_ia32_pcmpistria128",
5552 "llvm.x86.sse42.pcmpistric128" => "__builtin_ia32_pcmpistric128",
5553 "llvm.x86.sse42.pcmpistrio128" => "__builtin_ia32_pcmpistrio128",
5554 "llvm.x86.sse42.pcmpistris128" => "__builtin_ia32_pcmpistris128",
5555 "llvm.x86.sse42.pcmpistriz128" => "__builtin_ia32_pcmpistriz128",
5556 "llvm.x86.sse42.pcmpistrm128" => "__builtin_ia32_pcmpistrm128",
5557 "llvm.x86.sse4a.extrq" => "__builtin_ia32_extrq",
5558 "llvm.x86.sse4a.extrqi" => "__builtin_ia32_extrqi",
5559 "llvm.x86.sse4a.insertq" => "__builtin_ia32_insertq",
5560 "llvm.x86.sse4a.insertqi" => "__builtin_ia32_insertqi",
5561 "llvm.x86.sse4a.movnt.sd" => "__builtin_ia32_movntsd",
5562 "llvm.x86.sse4a.movnt.ss" => "__builtin_ia32_movntss",
5563 "llvm.x86.ssse3.pabs.b" => "__builtin_ia32_pabsb",
5564 "llvm.x86.ssse3.pabs.b.128" => "__builtin_ia32_pabsb128",
5565 "llvm.x86.ssse3.pabs.d" => "__builtin_ia32_pabsd",
5566 "llvm.x86.ssse3.pabs.d.128" => "__builtin_ia32_pabsd128",
5567 "llvm.x86.ssse3.pabs.w" => "__builtin_ia32_pabsw",
5568 "llvm.x86.ssse3.pabs.w.128" => "__builtin_ia32_pabsw128",
5569 "llvm.x86.ssse3.phadd.d" => "__builtin_ia32_phaddd",
5570 "llvm.x86.ssse3.phadd.d.128" => "__builtin_ia32_phaddd128",
5571 "llvm.x86.ssse3.phadd.sw" => "__builtin_ia32_phaddsw",
5572 "llvm.x86.ssse3.phadd.sw.128" => "__builtin_ia32_phaddsw128",
5573 "llvm.x86.ssse3.phadd.w" => "__builtin_ia32_phaddw",
5574 "llvm.x86.ssse3.phadd.w.128" => "__builtin_ia32_phaddw128",
5575 "llvm.x86.ssse3.phsub.d" => "__builtin_ia32_phsubd",
5576 "llvm.x86.ssse3.phsub.d.128" => "__builtin_ia32_phsubd128",
5577 "llvm.x86.ssse3.phsub.sw" => "__builtin_ia32_phsubsw",
5578 "llvm.x86.ssse3.phsub.sw.128" => "__builtin_ia32_phsubsw128",
5579 "llvm.x86.ssse3.phsub.w" => "__builtin_ia32_phsubw",
5580 "llvm.x86.ssse3.phsub.w.128" => "__builtin_ia32_phsubw128",
5581 "llvm.x86.ssse3.pmadd.ub.sw" => "__builtin_ia32_pmaddubsw",
5582 "llvm.x86.ssse3.pmadd.ub.sw.128" => "__builtin_ia32_pmaddubsw128",
5583 "llvm.x86.ssse3.pmul.hr.sw" => "__builtin_ia32_pmulhrsw",
5584 "llvm.x86.ssse3.pmul.hr.sw.128" => "__builtin_ia32_pmulhrsw128",
5585 "llvm.x86.ssse3.pshuf.b" => "__builtin_ia32_pshufb",
5586 "llvm.x86.ssse3.pshuf.b.128" => "__builtin_ia32_pshufb128",
5587 "llvm.x86.ssse3.psign.b" => "__builtin_ia32_psignb",
5588 "llvm.x86.ssse3.psign.b.128" => "__builtin_ia32_psignb128",
5589 "llvm.x86.ssse3.psign.d" => "__builtin_ia32_psignd",
5590 "llvm.x86.ssse3.psign.d.128" => "__builtin_ia32_psignd128",
5591 "llvm.x86.ssse3.psign.w" => "__builtin_ia32_psignw",
5592 "llvm.x86.ssse3.psign.w.128" => "__builtin_ia32_psignw128",
5593 "llvm.x86.sttilecfg" => "__builtin_ia32_tile_storeconfig",
5594 "llvm.x86.stui" => "__builtin_ia32_stui",
5595 "llvm.x86.subborrow.u32" => "__builtin_ia32_subborrow_u32",
5596 "llvm.x86.subborrow.u64" => "__builtin_ia32_subborrow_u64",
5597 "llvm.x86.tbm.bextri.u32" => "__builtin_ia32_bextri_u32",
5598 "llvm.x86.tbm.bextri.u64" => "__builtin_ia32_bextri_u64",
5599 "llvm.x86.tdpbf16ps" => "__builtin_ia32_tdpbf16ps",
5600 "llvm.x86.tdpbf16ps.internal" => "__builtin_ia32_tdpbf16ps_internal",
5601 "llvm.x86.tdpbssd" => "__builtin_ia32_tdpbssd",
5602 "llvm.x86.tdpbssd.internal" => "__builtin_ia32_tdpbssd_internal",
5603 "llvm.x86.tdpbsud" => "__builtin_ia32_tdpbsud",
5604 "llvm.x86.tdpbsud.internal" => "__builtin_ia32_tdpbsud_internal",
5605 "llvm.x86.tdpbusd" => "__builtin_ia32_tdpbusd",
5606 "llvm.x86.tdpbusd.internal" => "__builtin_ia32_tdpbusd_internal",
5607 "llvm.x86.tdpbuud" => "__builtin_ia32_tdpbuud",
5608 "llvm.x86.tdpbuud.internal" => "__builtin_ia32_tdpbuud_internal",
5609 "llvm.x86.testui" => "__builtin_ia32_testui",
5610 "llvm.x86.tileloadd64" => "__builtin_ia32_tileloadd64",
5611 "llvm.x86.tileloadd64.internal" => "__builtin_ia32_tileloadd64_internal",
5612 "llvm.x86.tileloaddt164" => "__builtin_ia32_tileloaddt164",
5613 "llvm.x86.tileloaddt164.internal" => "__builtin_ia32_tileloaddt164_internal",
5614 "llvm.x86.tilerelease" => "__builtin_ia32_tilerelease",
5615 "llvm.x86.tilestored64" => "__builtin_ia32_tilestored64",
5616 "llvm.x86.tilestored64.internal" => "__builtin_ia32_tilestored64_internal",
5617 "llvm.x86.tilezero" => "__builtin_ia32_tilezero",
5618 "llvm.x86.tilezero.internal" => "__builtin_ia32_tilezero_internal",
5619 "llvm.x86.tpause" => "__builtin_ia32_tpause",
5620 "llvm.x86.umonitor" => "__builtin_ia32_umonitor",
5621 "llvm.x86.umwait" => "__builtin_ia32_umwait",
5622 "llvm.x86.vcvtph2ps.128" => "__builtin_ia32_vcvtph2ps",
5623 "llvm.x86.vcvtph2ps.256" => "__builtin_ia32_vcvtph2ps256",
5624 "llvm.x86.vcvtps2ph.128" => "__builtin_ia32_vcvtps2ph",
5625 "llvm.x86.vcvtps2ph.256" => "__builtin_ia32_vcvtps2ph256",
5626 "llvm.x86.vgf2p8affineinvqb.128" => "__builtin_ia32_vgf2p8affineinvqb_v16qi",
5627 "llvm.x86.vgf2p8affineinvqb.256" => "__builtin_ia32_vgf2p8affineinvqb_v32qi",
5628 "llvm.x86.vgf2p8affineinvqb.512" => "__builtin_ia32_vgf2p8affineinvqb_v64qi",
5629 "llvm.x86.vgf2p8affineqb.128" => "__builtin_ia32_vgf2p8affineqb_v16qi",
5630 "llvm.x86.vgf2p8affineqb.256" => "__builtin_ia32_vgf2p8affineqb_v32qi",
5631 "llvm.x86.vgf2p8affineqb.512" => "__builtin_ia32_vgf2p8affineqb_v64qi",
5632 "llvm.x86.vgf2p8mulb.128" => "__builtin_ia32_vgf2p8mulb_v16qi",
5633 "llvm.x86.vgf2p8mulb.256" => "__builtin_ia32_vgf2p8mulb_v32qi",
5634 "llvm.x86.vgf2p8mulb.512" => "__builtin_ia32_vgf2p8mulb_v64qi",
5635 "llvm.x86.wbinvd" => "__builtin_ia32_wbinvd",
5636 "llvm.x86.wbnoinvd" => "__builtin_ia32_wbnoinvd",
5637 "llvm.x86.wrfsbase.32" => "__builtin_ia32_wrfsbase32",
5638 "llvm.x86.wrfsbase.64" => "__builtin_ia32_wrfsbase64",
5639 "llvm.x86.wrgsbase.32" => "__builtin_ia32_wrgsbase32",
5640 "llvm.x86.wrgsbase.64" => "__builtin_ia32_wrgsbase64",
5641 "llvm.x86.wrpkru" => "__builtin_ia32_wrpkru",
5642 "llvm.x86.wrssd" => "__builtin_ia32_wrssd",
5643 "llvm.x86.wrssq" => "__builtin_ia32_wrssq",
5644 "llvm.x86.wrussd" => "__builtin_ia32_wrussd",
5645 "llvm.x86.wrussq" => "__builtin_ia32_wrussq",
5646 "llvm.x86.xabort" => "__builtin_ia32_xabort",
5647 "llvm.x86.xbegin" => "__builtin_ia32_xbegin",
5648 "llvm.x86.xend" => "__builtin_ia32_xend",
5649 "llvm.x86.xop.vfrcz.pd" => "__builtin_ia32_vfrczpd",
5650 "llvm.x86.xop.vfrcz.pd.256" => "__builtin_ia32_vfrczpd256",
5651 "llvm.x86.xop.vfrcz.ps" => "__builtin_ia32_vfrczps",
5652 "llvm.x86.xop.vfrcz.ps.256" => "__builtin_ia32_vfrczps256",
5653 "llvm.x86.xop.vfrcz.sd" => "__builtin_ia32_vfrczsd",
5654 "llvm.x86.xop.vfrcz.ss" => "__builtin_ia32_vfrczss",
5655 "llvm.x86.xop.vpcmov" => "__builtin_ia32_vpcmov",
5656 "llvm.x86.xop.vpcmov.256" => "__builtin_ia32_vpcmov_256",
5657 "llvm.x86.xop.vpcomb" => "__builtin_ia32_vpcomb",
5658 "llvm.x86.xop.vpcomd" => "__builtin_ia32_vpcomd",
5659 "llvm.x86.xop.vpcomq" => "__builtin_ia32_vpcomq",
5660 "llvm.x86.xop.vpcomub" => "__builtin_ia32_vpcomub",
5661 "llvm.x86.xop.vpcomud" => "__builtin_ia32_vpcomud",
5662 "llvm.x86.xop.vpcomuq" => "__builtin_ia32_vpcomuq",
5663 "llvm.x86.xop.vpcomuw" => "__builtin_ia32_vpcomuw",
5664 "llvm.x86.xop.vpcomw" => "__builtin_ia32_vpcomw",
5665 "llvm.x86.xop.vpermil2pd" => "__builtin_ia32_vpermil2pd",
5666 "llvm.x86.xop.vpermil2pd.256" => "__builtin_ia32_vpermil2pd256",
5667 "llvm.x86.xop.vpermil2ps" => "__builtin_ia32_vpermil2ps",
5668 "llvm.x86.xop.vpermil2ps.256" => "__builtin_ia32_vpermil2ps256",
5669 "llvm.x86.xop.vphaddbd" => "__builtin_ia32_vphaddbd",
5670 "llvm.x86.xop.vphaddbq" => "__builtin_ia32_vphaddbq",
5671 "llvm.x86.xop.vphaddbw" => "__builtin_ia32_vphaddbw",
5672 "llvm.x86.xop.vphadddq" => "__builtin_ia32_vphadddq",
5673 "llvm.x86.xop.vphaddubd" => "__builtin_ia32_vphaddubd",
5674 "llvm.x86.xop.vphaddubq" => "__builtin_ia32_vphaddubq",
5675 "llvm.x86.xop.vphaddubw" => "__builtin_ia32_vphaddubw",
5676 "llvm.x86.xop.vphaddudq" => "__builtin_ia32_vphaddudq",
5677 "llvm.x86.xop.vphadduwd" => "__builtin_ia32_vphadduwd",
5678 "llvm.x86.xop.vphadduwq" => "__builtin_ia32_vphadduwq",
5679 "llvm.x86.xop.vphaddwd" => "__builtin_ia32_vphaddwd",
5680 "llvm.x86.xop.vphaddwq" => "__builtin_ia32_vphaddwq",
5681 "llvm.x86.xop.vphsubbw" => "__builtin_ia32_vphsubbw",
5682 "llvm.x86.xop.vphsubdq" => "__builtin_ia32_vphsubdq",
5683 "llvm.x86.xop.vphsubwd" => "__builtin_ia32_vphsubwd",
5684 "llvm.x86.xop.vpmacsdd" => "__builtin_ia32_vpmacsdd",
5685 "llvm.x86.xop.vpmacsdqh" => "__builtin_ia32_vpmacsdqh",
5686 "llvm.x86.xop.vpmacsdql" => "__builtin_ia32_vpmacsdql",
5687 "llvm.x86.xop.vpmacssdd" => "__builtin_ia32_vpmacssdd",
5688 "llvm.x86.xop.vpmacssdqh" => "__builtin_ia32_vpmacssdqh",
5689 "llvm.x86.xop.vpmacssdql" => "__builtin_ia32_vpmacssdql",
5690 "llvm.x86.xop.vpmacsswd" => "__builtin_ia32_vpmacsswd",
5691 "llvm.x86.xop.vpmacssww" => "__builtin_ia32_vpmacssww",
5692 "llvm.x86.xop.vpmacswd" => "__builtin_ia32_vpmacswd",
5693 "llvm.x86.xop.vpmacsww" => "__builtin_ia32_vpmacsww",
5694 "llvm.x86.xop.vpmadcsswd" => "__builtin_ia32_vpmadcsswd",
5695 "llvm.x86.xop.vpmadcswd" => "__builtin_ia32_vpmadcswd",
5696 "llvm.x86.xop.vpperm" => "__builtin_ia32_vpperm",
5697 "llvm.x86.xop.vprotb" => "__builtin_ia32_vprotb",
5698 "llvm.x86.xop.vprotbi" => "__builtin_ia32_vprotbi",
5699 "llvm.x86.xop.vprotd" => "__builtin_ia32_vprotd",
5700 "llvm.x86.xop.vprotdi" => "__builtin_ia32_vprotdi",
5701 "llvm.x86.xop.vprotq" => "__builtin_ia32_vprotq",
5702 "llvm.x86.xop.vprotqi" => "__builtin_ia32_vprotqi",
5703 "llvm.x86.xop.vprotw" => "__builtin_ia32_vprotw",
5704 "llvm.x86.xop.vprotwi" => "__builtin_ia32_vprotwi",
5705 "llvm.x86.xop.vpshab" => "__builtin_ia32_vpshab",
5706 "llvm.x86.xop.vpshad" => "__builtin_ia32_vpshad",
5707 "llvm.x86.xop.vpshaq" => "__builtin_ia32_vpshaq",
5708 "llvm.x86.xop.vpshaw" => "__builtin_ia32_vpshaw",
5709 "llvm.x86.xop.vpshlb" => "__builtin_ia32_vpshlb",
5710 "llvm.x86.xop.vpshld" => "__builtin_ia32_vpshld",
5711 "llvm.x86.xop.vpshlq" => "__builtin_ia32_vpshlq",
5712 "llvm.x86.xop.vpshlw" => "__builtin_ia32_vpshlw",
5713 "llvm.x86.xresldtrk" => "__builtin_ia32_xresldtrk",
5714 "llvm.x86.xsusldtrk" => "__builtin_ia32_xsusldtrk",
5715 "llvm.x86.xtest" => "__builtin_ia32_xtest",
5717 "llvm.xcore.bitrev" => "__builtin_bitrev",
5718 "llvm.xcore.getid" => "__builtin_getid",
5719 "llvm.xcore.getps" => "__builtin_getps",
5720 "llvm.xcore.setps" => "__builtin_setps",
5721 _ => unimplemented!("***** unsupported LLVM intrinsic {}", name),
projects / rust.git / blob